OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [spi_interface/] [componentCfg.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
2
5
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
logic
12
spi_interface
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20
 
21
22
  
23
   TestBenches
24
   sim
25
   testbenches
26
   testbench
27
   version
28
  
29
  
30
   Fpgas
31
   syn
32
   ise
33
   chip
34
   variant
35
  
36
37
 
38
 
39
 
40
41
 
42
/doc
43
 
44
45
 
46
      
47
         
48
            default
49
            def
50
            def_tb
51
            def_lint
52
            
53
            FREQ24
54
           
55
          
56
      
57
 
58
 
59
60
 
61
 
62
spi_interface/sim
63
 
64
 
65
 
66
 
67
68
 
69
 
70
 
71
72
spi_interface_def_tb
73
def_tb
74
75
    SPI_CLKCNT8'h08
76
    SPI_SIZE8
77
    PERIOD40
78
    TIMEOUT100000
79
80
81
  
82
  spi_interface_defTB.test.dut
83
  
84
85
86
  icaruscoverage
87
88
89
 
90
 
91
92
spi_interface_def_lint
93
def_lint
94
95
  rtl_check
96
97
98
 
99
 
100
 
101
102
 
103
 
104
 
105
 
106
 
107
 
108
 
109
 
110
111
 
112
113
default
114
spi_interface_def_lint
115
116
 
117
118
 
119
 
120
 
121
 
122
 
123
 
124
 
125
126
 
127
128
default
129
spi_interface_def_tb
130
131
 
132
 
133
134
 
135
136
 
137

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.