OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [vga_char_ctrl/] [sim/] [testbenches/] [xml/] [vga_char_ctrl_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
logic
39
vga_char_ctrl
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44
 
45
 
46 135 jt_eaton
47 131 jt_eaton
 
48
 
49 135 jt_eaton
       
50 131 jt_eaton
 
51 135 jt_eaton
              
52
              Dut
53
              
54
              
55
                                   ipxact:library="logic"
56
                                   ipxact:name="vga_char_ctrl"
57
                                   ipxact:version="def_dut.params"/>
58 131 jt_eaton
 
59 135 jt_eaton
              
60 131 jt_eaton
 
61 135 jt_eaton
              
62 131 jt_eaton
 
63
 
64 135 jt_eaton
              
65
              lint
66
              :*Lint:*
67
              Verilog
68
              fs-lint
69
              
70 131 jt_eaton
 
71
 
72
 
73 135 jt_eaton
              
74
              rtl_check
75
              
76
              
77
                                   ipxact:library="Testbench"
78
                                   ipxact:name="toolflow"
79
                                   ipxact:version="rtl_check"/>
80
              
81
              
82 131 jt_eaton
 
83 135 jt_eaton
      
84 131 jt_eaton
 
85
 
86 135 jt_eaton
87 131 jt_eaton
 
88
 
89
 
90 135 jt_eaton
  
91 131 jt_eaton
 
92
 
93
 
94 135 jt_eaton
    
95
      fs-lint
96 131 jt_eaton
 
97 135 jt_eaton
      
98
        
99
        ../verilog/lint/vga_char_ctrl_def_lint
100
        verilogSourcemodule
101
      
102 131 jt_eaton
 
103
 
104 135 jt_eaton
    
105 131 jt_eaton
 
106
 
107
 
108
 
109
 
110
 
111 135 jt_eaton
  
112 131 jt_eaton
 
113
 
114
 
115
 
116
 
117 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.