URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_big_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
wishbone
wb_uart16550
bus16_big_lint
 
 
 

 
 
 
       
 
 
 
              
              Dut
              
              
                                   ipxact:library="wishbone"
                                   ipxact:name="wb_uart16550"
                                   ipxact:version="bus16_big_dut.params"/>
              
              
 
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
      
 
 
 
 
 
 

 
 
 
 
  
 
 
 
 
 
 
 
    
      fs-lint
 
 
 
      
        
        ../verilog/lint/wb_uart16550_bus16_big_lint
        verilogSource
        module
      
 
 
    
 
 
 
 
  
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`wishbone`
39			`wb_uart16550`
40			`bus16_big_lint`
41	131	jt_eaton
42
43
44	135	jt_eaton
45	131	jt_eaton
46
47
48	135	jt_eaton
49	131	jt_eaton
50
51
52	135	jt_eaton
53			`Dut`
54
55
56			`ipxact:library="wishbone"`
57			`ipxact:name="wb_uart16550"`
58			`ipxact:version="bus16_big_dut.params"/>`
59
60
61	131	jt_eaton
62
63	135	jt_eaton
64			`lint`
65			`:Lint:`
66			`Verilog`
67			`fs-lint`
68
69	131	jt_eaton
70
71	135	jt_eaton
72			`rtl_check`
73
74
75			`ipxact:library="Testbench"`
76			`ipxact:name="toolflow"`
77			`ipxact:version="rtl_check"/>`
78
79
80	131	jt_eaton
81	135	jt_eaton
82	131	jt_eaton
83
84
85
86
87
88	135	jt_eaton
89	131	jt_eaton
90
91
92
93	135	jt_eaton
94	131	jt_eaton
95
96
97
98
99
100
101	135	jt_eaton
102			`fs-lint`
103	131	jt_eaton
104
105
106	135	jt_eaton
107
108			`../verilog/lint/wb_uart16550_bus16_big_lint`
109			`verilogSource`
110			`module`
111
112	131	jt_eaton
113
114	135	jt_eaton
115	131	jt_eaton
116
117
118
119	135	jt_eaton
120	131	jt_eaton
121	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_big_lint.xml] - Blame information for rev 135