URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_lit_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
wishbone
wb_uart16550
bus16_lit_lint
 
 
 
 
 
 
 

 
 
       
 
 
              
              Dut
              
              
                                   ipxact:library="wishbone"
                                   ipxact:name="wb_uart16550"
                                   ipxact:version="bus16_lit_dut.params"/>
              
              
 
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
      
 
 
 
 
 
 

 
 
 
 
 
  
 
 
 
 
 
 
 
    
      fs-lint
 
 
 
      
        
        ../verilog/lint/wb_uart16550_bus16_lit_lint
        verilogSource
        module
      
 
 
 
 
 
    
 
 
 
 
  
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`wishbone`
39			`wb_uart16550`
40			`bus16_lit_lint`
41	131	jt_eaton
42
43
44
45
46
47
48	135	jt_eaton
49	131	jt_eaton
50
51	135	jt_eaton
52	131	jt_eaton
53
54	135	jt_eaton
55			`Dut`
56
57
58			`ipxact:library="wishbone"`
59			`ipxact:name="wb_uart16550"`
60			`ipxact:version="bus16_lit_dut.params"/>`
61
62
63	131	jt_eaton
64
65	135	jt_eaton
66			`lint`
67			`:Lint:`
68			`Verilog`
69			`fs-lint`
70
71	131	jt_eaton
72	135	jt_eaton
73			`rtl_check`
74
75
76			`ipxact:library="Testbench"`
77			`ipxact:name="toolflow"`
78			`ipxact:version="rtl_check"/>`
79
80
81	131	jt_eaton
82	135	jt_eaton
83	131	jt_eaton
84
85
86
87
88
89	135	jt_eaton
90	131	jt_eaton
91
92
93
94
95	135	jt_eaton
96	131	jt_eaton
97
98
99
100
101
102
103	135	jt_eaton
104			`fs-lint`
105	131	jt_eaton
106
107
108	135	jt_eaton
109
110			`../verilog/lint/wb_uart16550_bus16_lit_lint`
111			`verilogSource`
112			`module`
113
114	131	jt_eaton
115
116
117
118
119	135	jt_eaton
120	131	jt_eaton
121
122
123
124	135	jt_eaton
125	131	jt_eaton
126	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus16_lit_lint.xml] - Blame information for rev 135