URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus32_big_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
wishbone
wb_uart16550
bus32_big_lint
 
 
 
 

 
 
       
 
              
              Dut
              
              
                                   ipxact:library="wishbone"
                                   ipxact:name="wb_uart16550"
                                   ipxact:version="bus32_big_dut.params"/>
              
              
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
 
      
 
 
 
 
 

 
 
 
 
 
  
 
 
 
 
    
      fs-lint
 
      
        
        ../verilog/lint/wb_uart16550_bus32_big_lint
        verilogSource
        module
      
 
 
    
 
 
 
 
 
  
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`wishbone`
39			`wb_uart16550`
40			`bus32_big_lint`
41	131	jt_eaton
42
43
44
45	135	jt_eaton
46	131	jt_eaton
47
48	135	jt_eaton
49	131	jt_eaton
50	135	jt_eaton
51			`Dut`
52
53
54			`ipxact:library="wishbone"`
55			`ipxact:name="wb_uart16550"`
56			`ipxact:version="bus32_big_dut.params"/>`
57
58
59	131	jt_eaton
60	135	jt_eaton
61			`lint`
62			`:Lint:`
63			`Verilog`
64			`fs-lint`
65
66	131	jt_eaton
67
68	135	jt_eaton
69			`rtl_check`
70
71
72			`ipxact:library="Testbench"`
73			`ipxact:name="toolflow"`
74			`ipxact:version="rtl_check"/>`
75
76
77	131	jt_eaton
78
79	135	jt_eaton
80	131	jt_eaton
81
82
83
84
85	135	jt_eaton
86	131	jt_eaton
87
88
89
90
91	135	jt_eaton
92	131	jt_eaton
93
94
95
96	135	jt_eaton
97			`fs-lint`
98	131	jt_eaton
99	135	jt_eaton
100
101			`../verilog/lint/wb_uart16550_bus32_big_lint`
102			`verilogSource`
103			`module`
104
105	131	jt_eaton
106
107	135	jt_eaton
108	131	jt_eaton
109
110
111
112
113	135	jt_eaton
114	131	jt_eaton
115
116	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bus32_big_lint.xml] - Blame information for rev 135