URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
wishbone
wb_uart16550
def_lint
 
 
 
 
 
 

 
 
 
       
 
 
 
              
              Dut
              
              
                                   ipxact:library="wishbone"
                                   ipxact:name="wb_uart16550"
                                   ipxact:version="def_dut.params"/>
              
              
 
              
              lint
              :*Lint:*
              Verilog
              fs-lint
              
 
 
              
              rtl_check
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="rtl_check"/>
              
              
 
      
 
 
 
 
 

 
 
 
 
  
 
 
 
 
 
    
      fs-lint
 
      
        
        ../verilog/lint/wb_uart16550_def_lint
        verilogSource
        module
      
 
 
    
 
 
  
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`wishbone`
39			`wb_uart16550`
40			`def_lint`
41	131	jt_eaton
42
43
44
45
46
47	135	jt_eaton
48	131	jt_eaton
49
50
51	135	jt_eaton
52	131	jt_eaton
53
54
55	135	jt_eaton
56			`Dut`
57
58
59			`ipxact:library="wishbone"`
60			`ipxact:name="wb_uart16550"`
61			`ipxact:version="def_dut.params"/>`
62
63
64	131	jt_eaton
65	135	jt_eaton
66			`lint`
67			`:Lint:`
68			`Verilog`
69			`fs-lint`
70
71	131	jt_eaton
72
73	135	jt_eaton
74			`rtl_check`
75
76
77			`ipxact:library="Testbench"`
78			`ipxact:name="toolflow"`
79			`ipxact:version="rtl_check"/>`
80
81
82	131	jt_eaton
83	135	jt_eaton
84	131	jt_eaton
85
86
87
88
89	135	jt_eaton
90	131	jt_eaton
91
92
93
94	135	jt_eaton
95	131	jt_eaton
96
97
98
99
100	135	jt_eaton
101			`fs-lint`
102	131	jt_eaton
103	135	jt_eaton
104
105			`../verilog/lint/wb_uart16550_def_lint`
106			`verilogSource`
107			`module`
108
109	131	jt_eaton
110
111	135	jt_eaton
112	131	jt_eaton
113
114	135	jt_eaton
115	131	jt_eaton
116
117
118	135	jt_eaton

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_def_lint.xml] - Blame information for rev 135