OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [geda-project.org/] [gEDA/] [logic/] [NOR/] [demorgan/] [nor5.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton 
v 20031231 1
2 
L 300 800 700 800 3 0 0 0 -1 -1
3 
L 300 200 700 200 3 0 0 0 -1 -1
4 
L 300 200 300 800 3 0 0 0 -1 -1
5 
A 700 500 300 270 180 3 0 0 0 -1 -1
6 
L 300 800 300 1000 3 0 0 0 -1 -1
7 
L 300 200 300 0 3 0 0 0 -1 -1
8 
P 1000 500 1300 500 1 0 1
9 
{
10 
T 1000 500 5 8 0 0 0 0 1
11 
pinnumber=OUT
12 
T 1000 500 5 8 0 0 0 0 1
13 
pinseq=1
14 
}
15 
V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
16 
P 200 100 0 100 1 0 1
17 
{
18 
T 300 100 5 8 0 0 0 0 1
19 
pinnumber=IN0
20 
T 300 100 5 8 0 0 0 0 1
21 
pinseq=2
22 
}
23 
V 250 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
24 
P 200 300 0 300 1 0 1
25 
{
26 
T 300 300 5 8 0 0 0 0 1
27 
pinnumber=IN1
28 
T 300 300 5 8 0 0 0 0 1
29 
pinseq=3
30 
}
31 
V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
32 
P 200 500 0 500 1 0 1
33 
{
34 
T 300 500 5 8 0 0 0 0 1
35 
pinnumber=IN2
36 
T 300 500 5 8 0 0 0 0 1
37 
pinseq=4
38 
}
39 
V 250 700 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
40 
P 200 700 0 700 1 0 1
41 
{
42 
T 300 700 5 8 0 0 0 0 1
43 
pinnumber=IN3
44 
T 300 700 5 8 0 0 0 0 1
45 
pinseq=5
46 
}
47 
V 250 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
48 
P 200 900 0 900 1 0 1
49 
{
50 
T 300 900 5 8 0 0 0 0 1
51 
pinnumber=IN4
52 
T 300 900 5 8 0 0 0 0 1
53 
pinseq=6
54 
}
55 
T 400 100 5 10 1 1 0 2 1
56 
refdes=U?
57 
T 400 100 5 8 0 0 0 0 1
58 
device=nor
59 
T 400 200 5 8 0 0 0 0 1
60 
VERILOG_PORTS=POSITIONAL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.