OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [geda-project.org/] [gEDA/] [logic/] [OR/] [or5.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
v 20031231 1
2
L 300 800 600 800 3 0 0 0 -1 -1
3
L 300 200 600 200 3 0 0 0 -1 -1
4
A 40 500 400 312 97 3 0 0 0 -1 -1
5
A 600 600 400 270 76 3 0 0 0 -1 -1
6
A 600 400 400 14 76 3 0 0 0 -1 -1
7
L 300 800 300 1000 3 0 0 0 -1 -1
8
L 300 200 300 0 3 0 0 0 -1 -1
9
P 1000 500 1300 500 1 0 1
10
{
11
T 1000 500 5 8 0 0 0 0 1
12
pinnumber=OUT
13
T 1000 500 5 8 0 0 0 0 1
14
pinseq=1
15
}
16
P 300 100 0 100 1 0 1
17
{
18
T 300 100 5 8 0 0 0 0 1
19
pinnumber=IN0
20
T 300 100 5 8 0 0 0 0 1
21
pinseq=2
22
}
23
P 300 300 0 300 1 0 1
24
{
25
T 300 300 5 8 0 0 0 0 1
26
pinnumber=IN1
27
T 300 300 5 8 0 0 0 0 1
28
pinseq=3
29
}
30
P 300 500 0 500 1 0 1
31
{
32
T 300 500 5 8 0 0 0 0 1
33
pinnumber=IN2
34
T 300 500 5 8 0 0 0 0 1
35
pinseq=4
36
}
37
P 300 700 0 700 1 0 1
38
{
39
T 300 700 5 8 0 0 0 0 1
40
pinnumber=IN3
41
T 300 700 5 8 0 0 0 0 1
42
pinseq=5
43
}
44
P 300 900 0 900 1 0 1
45
{
46
T 300 900 5 8 0 0 0 0 1
47
pinnumber=IN4
48
T 300 900 5 8 0 0 0 0 1
49
pinseq=6
50
}
51
T 400 100 5 10 1 1 0 2 1
52
refdes=U?
53
T 400 100 5 8 0 0 0 0 1
54
device=or
55
T 400 200 5 8 0 0 0 0 1
56
VERILOG_PORTS=POSITIONAL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.