OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [doc/] [sym/] [micro_bus16_model_def.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
v 20100214 1
2
B 300 0  2600 1700 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
3
T 400 1850   5 10 1 1 0 0 1 1
4
device=micro_bus16_model_def
5
T 400 2050 5 10 1 1 0 0 1 1
6
refdes=U?
7
T 400 2200    0 10 0 1 0 0 1 1
8
vendor=opencores.org
9
T 400 2200    0 10 0 1 0 0 1 1
10
library=Testbench
11
T 400 2200    0 10 0 1 0 0 1 1
12
component=micro_bus16_model
13
T 400 2200    0 10 0 1 0 0 1 1
14
version=def
15
P 300 200 0 200 10 1 1
16
{
17
T 400 200 5 10 1 1 0 1 1 1
18
pinnumber=rdata[15:0]
19
T 400 200 5 10 0 1 0 1 1 1
20
pinseq=1
21
}
22
P 300 400 0 400 4 0 1
23
{
24
T 400 400 5 10 1 1 0 1 1 1
25
pinnumber=reset
26
T 400 400 5 10 0 1 0 1 1 1
27
pinseq=2
28
}
29
P 300 600 0 600 4 0 1
30
{
31
T 400 600 5 10 1 1 0 1 1 1
32
pinnumber=clk
33
T 400 600 5 10 0 1 0 1 1 1
34
pinseq=3
35
}
36
P 2900 200 3200 200 10 1 1
37
{
38
T 2800 200 5  10 1 1 0 7 1 1
39
pinnumber=wdata[15:0]
40
T 2800 200 5  10 0 1 0 7 1 1
41
pinseq=4
42
}
43
P 2900 400 3200 400 10 1 1
44
{
45
T 2800 400 5  10 1 1 0 7 1 1
46
pinnumber=cs[1:0]
47
T 2800 400 5  10 0 1 0 7 1 1
48
pinseq=5
49
}
50
P 2900 600 3200 600 10 1 1
51
{
52
T 2800 600 5  10 1 1 0 7 1 1
53
pinnumber=addr[23:0]
54
T 2800 600 5  10 0 1 0 7 1 1
55
pinseq=6
56
}
57
P 2900 800 3200 800 4 0 1
58
{
59
T 2800 800 5  10 1 1 0 7 1 1
60
pinnumber=wr
61
T 2900 800 5  10 0 1 0 7 1 1
62
pinseq=7
63
}
64
P 2900 1000 3200 1000 4 0 1
65
{
66
T 2800 1000 5  10 1 1 0 7 1 1
67
pinnumber=ub
68
T 2900 1000 5  10 0 1 0 7 1 1
69
pinseq=8
70
}
71
P 2900 1200 3200 1200 4 0 1
72
{
73
T 2800 1200 5  10 1 1 0 7 1 1
74
pinnumber=rd
75
T 2900 1200 5  10 0 1 0 7 1 1
76
pinseq=9
77
}
78
P 2900 1400 3200 1400 4 0 1
79
{
80
T 2800 1400 5  10 1 1 0 7 1 1
81
pinnumber=lb
82
T 2900 1400 5  10 0 1 0 7 1 1
83
pinseq=10
84
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.