URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_tap_logic.xml] - Blame information for rev 135

Details | Compare with Previous | View Log




    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
    xmlns:kactus2="http://kactus2.cs.tut.fi"
    xmlns:socgen="http://opencores.org"
    xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014/ http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
        opencores.org
        cde
        jtag
        tap_logic
        
                
                        jtag_reset
                        
                        
                                
                                        
                                        
                                                
                                                        
                                                                reset
                                                        
                                                        
                                                                jtag_reset
                                                        
                                                
                                        
                                
                        
                        
                
                
                        jtag_clk
                        
                        
                                
                                        
                                        
                                                
                                                        
                                                                clk
                                                        
                                                        
                                                                jtag_clk
                                                        
                                                
                                        
                                
                        
                        
                
 
              
 
 
 
 

 
 
 
 

  gen_verilog
  104.0
  none
  :*common:*
  tools/verilog/gen_verilog
  
    
      destination
      jtag_tap_logic
    
  

 
 
 
 

 
 
 
 
 
 
 
        
                
                        
                                rtl
                                verilog:Kactus2:
                                rtl_verilog_component
                        
 
 
 
 
              
              verilog
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="verilog"/>
              
              
 
 
 
              
              common:*common:*
              Verilog
              
                     
                            fs-common
                     
              
 
 
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-syn
                     
              
 
 
 
 
             
              doc
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
 
 
                
                
                        
                                rtl_verilog_component
                                verilog
                                cde_jtag_tap_logic
                                
                                        
                                                NUM_USER
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                2
                                        
                                        
                                                INST_LENGTH
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4
                                        
                                        
                                                INST_RESET
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1111
                                        
                                        
                                                INST_RETURN
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1101
                                        
                                        
                                                BYPASS
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1111
                                        
                                        
                                                CHIP_ID_ACCESS
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0011
                                        
                                        
                                                CLAMP
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1000
                                        
                                        
                                                EXTEST
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0000
                                        
                                        
                                                HIGHZ_MODE
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0010
                                        
                                        
                                                RPC_ADD
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1001
                                        
                                        
                                                RPC_DATA
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1010
                                        
                                        
                                                SAMPLE
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0001
                                        
                                
                        
                
 
 
                
 
 
                        
                                aux_jtag_clk
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_update_dr_clk_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_shiftcapture_dr_clk_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_test_logic_reset_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_tdi_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_capture_dr_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_shift_dr_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_update_dr_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                chip_id_value
                                out
                                        
                                                
                                                        31
                                                        0
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                shiftcapture_dr_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                tdi_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                extest
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                sample
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                clamp
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                chip_id_select
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
 
                        
                                shiftcapture_dr_clk_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                select_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_select_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                bsr_select_o
                                out
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                  
                                next_tdo
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                        
 
 
 
                  
                                instruction
                                
                                        in
                                        
                                                
                                                        3
                                                        0
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
 
                        
                                jtag_clk
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                update_dr_clk_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                        
                                test_logic_reset_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                tdi_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                capture_dr_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                shift_dr_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                update_dr_o
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                tdi_pad_in
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                jtag_shift_clk
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                chip_id_tdo
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                tdo_i
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                aux_tdo_i
                                in
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                
 
        
 
 
 
 
 
 
   
      fs-common
 
      
        
        ../verilog/tap_logic
        verilogSourcefragment
      
 
 
 
 
 
   
 
 
 
 
   
      fs-sim
 
      
        
        ../verilog/copyright
        verilogSourceinclude
      
 
 
      
        
        ../verilog/common/jtag_tap_logic
        verilogSourcemodule
      
 
      
        dest_dir
        ../views/sim/
        verilogSourcelibraryDir
      
 
   
 
 
   
      fs-syn
 
      
        
        ../verilog/SYNTHESIS
        verilogSourceinclude
      
 
      
        
        ../verilog/copyright
        verilogSourceinclude
      
 
 
 
      
        
        ../verilog/common/jtag_tap_logic
        verilogSourcemodule
      
 
 
      
        dest_dir
        ../views/syn/
        verilogSourcelibraryDir
      
 
 
   
 
 
    
 
      fs-lint
      
        dest_dir
        ../views/syn/
        verilogSourcelibraryDir
      
 
    
 
 
 
        
 

INST_LENGTH4
INST_RETURN4'b1101
INST_RESET4'b1111
CHIP_ID_VAL32'h00000000
NUM_USER2
EXTEST4'b0000
USER8'b1010_1001
SAMPLE4'b0001
HIGHZ_MODE4'b0010
CHIP_ID_ACCESS4'b0011
CLAMP4'b1000
RPC_DATA4'b1010
RPC_ADD4'b1001
BYPASS4'b1111
 

 
 
        
 
        
                3,1,2,0
                
                        IP
                        HW
                        Mutable
                
        


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_tap_logic.xml] - Blame information for rev 135

Line No.	Rev	Author	Line
1	135	jt_eaton
2
3			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
4			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
5			`xmlns:kactus2="http://kactus2.cs.tut.fi"`
6			`xmlns:socgen="http://opencores.org"`
7			`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014/ http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
8			`opencores.org`
9			`cde`
10			`jtag`
11			`tap_logic`
12
13
14			`jtag_reset`
15
16
17
18
19
20
21
22			`reset`
23
24
25			`jtag_reset`
26
27
28
29
30
31
32
33
34			`jtag_clk`
35
36
37
38
39
40
41
42			`clk`
43
44
45			`jtag_clk`
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65			`gen_verilog`
66			`104.0`
67			`none`
68			`:common:`
69			`tools/verilog/gen_verilog`
70
71
72			`destination`
73			`jtag_tap_logic`
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92			`rtl`
93			`verilog:Kactus2:`
94			`rtl_verilog_component`
95
96
97
98
99
100
101			`verilog`
102
103
104			`ipxact:library="Testbench"`
105			`ipxact:name="toolflow"`
106			`ipxact:version="verilog"/>`
107
108
109
110
111
112
113			`common:common:`
114			`Verilog`
115
116
117			`fs-common`
118
119
120
121
122
123
124
125			`sim:Simulation:`
126			`Verilog`
127
128
129			`fs-sim`
130
131
132
133
134			`syn:Synthesis:`
135			`Verilog`
136
137
138			`fs-syn`
139
140
141
142
143
144
145
146			`doc`
147
148
149			`ipxact:library="Testbench"`
150			`ipxact:name="toolflow"`
151			`ipxact:version="documentation"/>`
152
153			`:Documentation:`
154			`Verilog`
155
156
157
158
159
160
161
162
163
164			`rtl_verilog_component`
165			`verilog`
166			`cde_jtag_tap_logic`
167
168
169			`NUM_USER`
170
171
172
173
174
175
176			`2`
177
178
179			`INST_LENGTH`
180
181
182
183
184
185
186			`4`
187
188
189			`INST_RESET`
190
191
192
193
194
195
196			`4'b1111`
197
198
199			`INST_RETURN`
200
201
202
203
204
205
206			`4'b1101`
207
208
209			`BYPASS`
210
211
212
213
214
215
216			`4'b1111`
217
218
219			`CHIP_ID_ACCESS`
220
221
222
223
224
225
226			`4'b0011`
227
228
229			`CLAMP`
230
231
232
233
234
235
236			`4'b1000`
237
238
239			`EXTEST`
240
241
242
243
244
245
246			`4'b0000`
247
248
249			`HIGHZ_MODE`
250
251
252
253
254
255
256			`4'b0010`
257
258
259			`RPC_ADD`
260
261
262
263
264
265
266			`4'b1001`
267
268
269			`RPC_DATA`
270
271
272
273
274
275
276			`4'b1010`
277
278
279			`SAMPLE`
280
281
282
283
284
285
286			`4'b0001`
287
288
289
290
291
292
293
294
295
296
297			`aux_jtag_clk`
298			`out`
299
300
301			`wire`
302
303
304
305
306
307
308
309			`aux_update_dr_clk_o`
310			`out`
311
312
313			`wire`
314
315
316
317
318
319
320
321			`aux_shiftcapture_dr_clk_o`
322			`out`
323
324
325			`wire`
326
327
328
329
330
331
332
333			`aux_test_logic_reset_o`
334			`out`
335
336
337			`wire`
338
339
340
341
342
343
344
345			`aux_tdi_o`
346			`out`
347
348
349			`wire`
350
351
352
353
354
355
356
357			`aux_capture_dr_o`
358			`out`
359
360
361			`wire`
362
363
364
365
366
367
368
369			`aux_shift_dr_o`
370			`out`
371
372
373			`wire`
374
375
376
377
378
379
380
381			`aux_update_dr_o`
382			`out`
383
384
385			`wire`
386
387
388
389
390
391
392
393			`chip_id_value`
394			`out`
395
396
397			`31`
398			`0`
399
400
401
402
403			`wire`
404
405
406
407
408
409
410
411			`shiftcapture_dr_o`
412			`out`
413
414
415			`wire`
416
417
418
419
420
421
422
423			`tdi_o`
424			`out`
425
426
427			`wire`
428
429
430
431
432
433
434
435			`extest`
436			`out`
437
438
439			`wire`
440
441
442
443
444
445
446
447			`sample`
448			`out`
449
450
451			`wire`
452
453
454
455
456
457
458
459			`clamp`
460			`out`
461
462
463			`wire`
464
465
466
467
468
469
470
471			`chip_id_select`
472			`out`
473
474
475			`wire`
476
477
478
479
480
481
482
483
484
485			`shiftcapture_dr_clk_o`
486			`out`
487
488
489			`wire`
490
491
492
493
494
495
496
497			`select_o`
498			`out`
499
500
501			`wire`
502
503
504
505
506
507
508
509			`aux_select_o`
510			`out`
511
512
513			`wire`
514
515
516
517
518
519
520
521			`bsr_select_o`
522			`out`
523
524
525			`wire`
526
527
528
529
530
531
532
533
534			`next_tdo`
535
536			`out`
537
538
539
540
541
542
543
544
545			`reg`
546
547
548
549
550
551
552
553
554
555			`instruction`
556
557			`in`
558
559
560			`3`
561			`0`
562
563
564
565
566			`wire`
567
568
569
570
571
572
573
574
575
576			`jtag_clk`
577			`in`
578
579
580			`wire`
581
582
583
584
585
586
587
588			`update_dr_clk_o`
589			`in`
590
591
592			`wire`
593
594
595
596
597
598
599
600
601			`test_logic_reset_o`
602			`in`
603
604
605			`wire`
606
607
608
609
610
611
612
613			`tdi_o`
614			`in`
615
616
617			`wire`
618
619
620
621
622
623
624
625			`capture_dr_o`
626			`in`
627
628
629			`wire`
630
631
632
633
634
635
636
637			`shift_dr_o`
638			`in`
639
640
641			`wire`
642
643
644
645
646
647
648
649			`update_dr_o`
650			`in`
651
652
653			`wire`
654
655
656
657
658
659
660
661			`tdi_pad_in`
662			`in`
663
664
665			`wire`
666
667
668
669
670
671
672
673			`jtag_shift_clk`
674			`in`
675
676
677			`wire`
678
679
680
681
682
683
684
685			`chip_id_tdo`
686			`in`
687
688
689			`wire`
690
691
692
693
694
695
696
697			`tdo_i`
698			`in`
699
700
701			`wire`
702
703
704
705
706
707
708
709			`aux_tdo_i`
710			`in`
711
712
713			`wire`
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731			`fs-common`
732
733
734
735			`../verilog/tap_logic`
736			`verilogSourcefragment`
737
738
739
740
741
742
743
744
745
746
747
748
749			`fs-sim`
750
751
752
753			`../verilog/copyright`
754			`verilogSourceinclude`
755
756
757
758
759
760			`../verilog/common/jtag_tap_logic`
761			`verilogSourcemodule`
762
763
764
765			`dest_dir`
766			`../views/sim/`
767			`verilogSourcelibraryDir`
768
769
770
771
772
773
774			`fs-syn`
775
776
777
778			`../verilog/SYNTHESIS`
779			`verilogSourceinclude`
780
781
782
783
784			`../verilog/copyright`
785			`verilogSourceinclude`
786
787
788
789
790
791
792			`../verilog/common/jtag_tap_logic`
793			`verilogSourcemodule`
794
795
796
797
798			`dest_dir`
799			`../views/syn/`
800			`verilogSourcelibraryDir`
801
802
803
804
805
806
807
808
809			`fs-lint`
810
811			`dest_dir`
812			`../views/syn/`
813			`verilogSourcelibraryDir`
814
815
816
817
818
819
820
821
822
823			`INST_LENGTH4`
824			`INST_RETURN4'b1101`
825			`INST_RESET4'b1111`
826			`CHIP_ID_VAL32'h00000000`
827			`NUM_USER2`
828			`EXTEST4'b0000`
829			`USER8'b1010_1001`
830			`SAMPLE4'b0001`
831			`HIGHZ_MODE4'b0010`
832			`CHIP_ID_ACCESS4'b0011`
833			`CLAMP4'b1000`
834			`RPC_DATA4'b1010`
835			`RPC_ADD4'b1001`
836			`BYPASS4'b1111`
837
838
839
840
841
842
843
844			`3,1,2,0`
845
846			`IP`
847			`HW`
848			`Mutable`
849
850
851