URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_tap_sm.xml] - Blame information for rev 135

Details | Compare with Previous | View Log




    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
    xmlns:kactus2="http://kactus2.cs.tut.fi"
    xmlns:socgen="http://opencores.org"
    xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014/ http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
        opencores.org
        cde
        jtag
        tap_sm
        
 
 
 
                       
                        tclk_pad
                        
                        
                                
                                        
                                
                        
                        
                        
                           
                           pad_in
                           clk
                           
                            wire
                            
                            
                           
                        
                
 
 
 
 
 
                       
                        trst_n_pad
                        
                        
                                
                                        
                                
                        
                        
                        
                           
                           pad_in
                           trst_n_pad_in
                           
                            wire
                            
                            
                           
                        
                
 
 
 
                
                        tms_pad
                        
                        
                                
                                        
                                
                        
                        
                        
                           
                           pad_in
                           tms_pad_in
                           
                            wire
                            
                            
                           
                        
                
 
                
                        tdi_pad
                        
                        
                                
                                        
                                
                        
                        
                        
                           
                           pad_in
                           tdi_pad_in
                           
                            wire
                            
                            
                           
                        
                
 
 
                
                        tdo_pad
                        
                        
                                
                                        
                                
                        
                        
                        
 
                          
                           pad_out
                           tdo_pad_out
                           
                            reg
                            
                            
                           
 
                          
                           pad_oe
                           tdo_pad_oe
                           
                            reg
                            
                            
                           
 
 
 
 
 
                        
                
 
 
 
                       
                        jtag_reset
                        
                        
                                
                                        
                                
                        
                        
                        
                           
                           reset
                           jtag_reset
                           
                            wire
                            
                            
                           
                        
                
 
 
 
 
        
 
 
 

 
 
 
 

  gen_verilog
  104.0
  none
  :*common:*
  tools/verilog/gen_verilog
  
    
      destination
      jtag_tap_sm
    
  

 
 
 
 

 
 
 
        
                
                        
                                rtl
                                verilog:Kactus2:
                                rtl_verilog_component
                        
 
 
 
 
 
 
              
              verilog
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="verilog"/>
              
              
 
 
 
              
              common:*common:*
              Verilog
              
                     
                            fs-common
                     
              
 
 
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              syn:*Synthesis:*
              Verilog
              
                     
                            fs-syn
                     
              
 
 
 
 
             
              doc
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="documentation"/>
              
              :*Documentation:*
              Verilog
              
 
 
 
 
 
 
 
 
 
 
                
                
                        
                                rtl_verilog_component
                                verilog
                                cde_jtag_tap_sm
                                
                                        
                                                NUM_USER
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                2
                                        
                                        
                                                INST_LENGTH
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4
                                        
                                        
                                                INST_RESET
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1111
                                        
                                        
                                                INST_RETURN
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1101
                                        
                                        
                                                BYPASS
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1111
                                        
                                        
                                                CHIP_ID_ACCESS
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0011
                                        
                                        
                                                CLAMP
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1000
                                        
                                        
                                                EXTEST
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0000
                                        
                                        
                                                HIGHZ_MODE
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0010
                                        
                                        
                                                RPC_ADD
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1001
                                        
                                        
                                                RPC_DATA
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b1010
                                        
                                        
                                                SAMPLE
                                                
                                                        
                                                                
                                                                
                                                        
                                                
                                                4'b0001
                                        
                                
                                
                                        external_SM
                                
                        
                
 
 

INST_LENGTH4
INST_RETURN4'b1101
INST_RESET4'b1111
NUM_USER2
EXTEST4'b0000
USER8'b1010_1001
SAMPLE4'b0001
HIGHZ_MODE4'b0010
CHIP_ID_ACCESS4'b0011
CLAMP4'b1000
RPC_DATA4'b1010
RPC_ADD4'b1001
BYPASS4'b1111
 
 

 
                
                        
                                clk
                                
                                        in
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
                        
                                jtag_reset
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                        
                                trst_n_pad_in
                                
                                        in
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
                        
                                tdi_pad_in
                                
                                        in
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
                        
                                tdo_in
                                
                                        in
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                        
                                tms_pad_in
                                
                                        in
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                        
 
 
                        
                                tdo_pad_out
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                        
 
 
 
 
                        
                                tdo_pad_oe
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                        
 
 
 
 
 
                        
                                bsr_output_mode
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
                        
                                capture_dr_o
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
                        
                                shift_dr_o
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
                        
                                instruction
                                
                                        out
                                        
                                                
                                                        3
                                                        0
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
                        
                                update_dr_o
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
                        
                                update_dr_clk_o
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        wire
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
 
 
 
 
 
 
 
                        
                                tap_highz_mode
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
 
 
                        
                                test_logic_reset_o
                                
                                        out
                                        
                                                
                                                        
                                                        
                                                
                                        
                                        
                                                
                                                        reg
                                                        
                                                
                                        
                                
                                
                                        
                                
                        
 
 
 
 
 
 
 
 
                      
        
        
 
 
 
 
 
 
   
      fs-common
 
      
        
        ../verilog/tap_sm
        verilogSourcefragment
      
 
 
 
 
 
   
 
 
 
 
   
      fs-sim
 
      
        
        ../verilog/copyright
        verilogSourceinclude
      
 
 
      
        
        ../verilog/common/jtag_tap_sm
        verilogSourcemodule
      
 
      
        dest_dir
        ../views/sim/
        verilogSourcelibraryDir
      
 

 
 
 
   
      fs-syn
 
      
        
        ../verilog/SYNTHESIS
        verilogSourceinclude
      
 
      
        
        ../verilog/copyright
        verilogSourceinclude
      
 
 
 
      
        
        ../verilog/common/jtag_tap_sm
        verilogSourcemodule
      
 
 
      
        dest_dir
        ../views/syn/
        verilogSourcelibraryDir
      
 
 
   
 
 
    
 
      fs-lint
      
        dest_dir
        ../views/syn/
        verilogSourcelibraryDir
      
 
    
 
 
 
 
 

                        external_SM
                        
                                ../verilog/jtag_tap_sm.v
                                verilogSource
                                
                                        4b1c284ce1b0fe2edd33aa56ca0821eb773c9774
                                
                        
                
        
        
                3,1,2,0
                
                        IP
                        HW
                        Mutable
                
        


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [rtl/] [xml/] [cde_jtag_tap_sm.xml] - Blame information for rev 135

Line No.	Rev	Author	Line
1	135	jt_eaton
2
3			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
4			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
5			`xmlns:kactus2="http://kactus2.cs.tut.fi"`
6			`xmlns:socgen="http://opencores.org"`
7			`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014/ http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
8			`opencores.org`
9			`cde`
10			`jtag`
11			`tap_sm`
12
13
14
15
16
17			`tclk_pad`
18
19
20
21
22
23
24
25
26
27			`pad_in`
28			`clk`
29
30			`wire`
31
32
33
34
35
36
37
38
39
40
41
42			`trst_n_pad`
43
44
45
46
47
48
49
50
51
52			`pad_in`
53			`trst_n_pad_in`
54
55			`wire`
56
57
58
59
60
61
62
63
64
65			`tms_pad`
66
67
68
69
70
71
72
73
74
75			`pad_in`
76			`tms_pad_in`
77
78			`wire`
79
80
81
82
83
84
85
86			`tdi_pad`
87
88
89
90
91
92
93
94
95
96			`pad_in`
97			`tdi_pad_in`
98
99			`wire`
100
101
102
103
104
105
106
107
108			`tdo_pad`
109
110
111
112
113
114
115
116
117
118
119			`pad_out`
120			`tdo_pad_out`
121
122			`reg`
123
124
125
126
127
128			`pad_oe`
129			`tdo_pad_oe`
130
131			`reg`
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146			`jtag_reset`
147
148
149
150
151
152
153
154
155
156			`reset`
157			`jtag_reset`
158
159			`wire`
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179			`gen_verilog`
180			`104.0`
181			`none`
182			`:common:`
183			`tools/verilog/gen_verilog`
184
185
186			`destination`
187			`jtag_tap_sm`
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202			`rtl`
203			`verilog:Kactus2:`
204			`rtl_verilog_component`
205
206
207
208
209
210
211
212
213			`verilog`
214
215
216			`ipxact:library="Testbench"`
217			`ipxact:name="toolflow"`
218			`ipxact:version="verilog"/>`
219
220
221
222
223
224
225			`common:common:`
226			`Verilog`
227
228
229			`fs-common`
230
231
232
233
234
235
236
237			`sim:Simulation:`
238			`Verilog`
239
240
241			`fs-sim`
242
243
244
245
246			`syn:Synthesis:`
247			`Verilog`
248
249
250			`fs-syn`
251
252
253
254
255
256
257
258			`doc`
259
260
261			`ipxact:library="Testbench"`
262			`ipxact:name="toolflow"`
263			`ipxact:version="documentation"/>`
264
265			`:Documentation:`
266			`Verilog`
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281			`rtl_verilog_component`
282			`verilog`
283			`cde_jtag_tap_sm`
284
285
286			`NUM_USER`
287
288
289
290
291
292
293			`2`
294
295
296			`INST_LENGTH`
297
298
299
300
301
302
303			`4`
304
305
306			`INST_RESET`
307
308
309
310
311
312
313			`4'b1111`
314
315
316			`INST_RETURN`
317
318
319
320
321
322
323			`4'b1101`
324
325
326			`BYPASS`
327
328
329
330
331
332
333			`4'b1111`
334
335
336			`CHIP_ID_ACCESS`
337
338
339
340
341
342
343			`4'b0011`
344
345
346			`CLAMP`
347
348
349
350
351
352
353			`4'b1000`
354
355
356			`EXTEST`
357
358
359
360
361
362
363			`4'b0000`
364
365
366			`HIGHZ_MODE`
367
368
369
370
371
372
373			`4'b0010`
374
375
376			`RPC_ADD`
377
378
379
380
381
382
383			`4'b1001`
384
385
386			`RPC_DATA`
387
388
389
390
391
392
393			`4'b1010`
394
395
396			`SAMPLE`
397
398
399
400
401
402
403			`4'b0001`
404
405
406
407			`external_SM`
408
409
410
411
412
413
414			`INST_LENGTH4`
415			`INST_RETURN4'b1101`
416			`INST_RESET4'b1111`
417			`NUM_USER2`
418			`EXTEST4'b0000`
419			`USER8'b1010_1001`
420			`SAMPLE4'b0001`
421			`HIGHZ_MODE4'b0010`
422			`CHIP_ID_ACCESS4'b0011`
423			`CLAMP4'b1000`
424			`RPC_DATA4'b1010`
425			`RPC_ADD4'b1001`
426			`BYPASS4'b1111`
427
428
429
430
431
432
433			`clk`
434
435			`in`
436
437
438
439
440
441
442
443
444			`wire`
445
446
447
448
449
450
451
452			`jtag_reset`
453
454			`out`
455
456
457
458
459
460
461
462
463			`wire`
464
465
466
467
468
469
470
471
472			`trst_n_pad_in`
473
474			`in`
475
476
477
478
479
480
481
482
483			`wire`
484
485
486
487
488
489
490			`tdi_pad_in`
491
492			`in`
493
494
495
496
497
498
499
500
501			`wire`
502
503
504
505
506
507
508			`tdo_in`
509
510			`in`
511
512
513
514
515
516
517
518
519			`wire`
520
521
522
523
524
525
526
527
528			`tms_pad_in`
529
530			`in`
531
532
533
534
535
536
537
538
539			`wire`
540
541
542
543
544
545
546
547
548			`tdo_pad_out`
549
550			`out`
551
552
553
554
555
556
557
558
559			`reg`
560
561
562
563
564
565
566
567
568
569
570			`tdo_pad_oe`
571
572			`out`
573
574
575
576
577
578
579
580
581			`reg`
582
583
584
585
586
587
588
589
590
591
592
593			`bsr_output_mode`
594
595			`out`
596
597
598
599
600
601
602
603
604			`reg`
605
606
607
608
609
610
611
612
613
614			`capture_dr_o`
615
616			`out`
617
618
619
620
621
622
623
624
625			`reg`
626
627
628
629
630
631
632
633
634
635			`shift_dr_o`
636
637			`out`
638
639
640
641
642
643
644
645
646			`reg`
647
648
649
650
651
652
653
654
655
656			`instruction`
657
658			`out`
659
660
661			`3`
662			`0`
663
664
665
666
667			`reg`
668
669
670
671
672
673
674
675
676
677			`update_dr_o`
678
679			`out`
680
681
682
683
684
685
686
687
688			`reg`
689
690
691
692
693
694
695
696
697
698			`update_dr_clk_o`
699
700			`out`
701
702
703
704
705
706
707
708
709			`wire`
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726			`tap_highz_mode`
727
728			`out`
729
730
731
732
733
734
735
736
737			`reg`
738
739
740
741
742
743
744
745
746
747
748
749			`test_logic_reset_o`
750
751			`out`
752
753
754
755
756
757
758
759
760			`reg`
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787			`fs-common`
788
789
790
791			`../verilog/tap_sm`
792			`verilogSourcefragment`
793
794
795
796
797
798
799
800
801
802
803
804
805			`fs-sim`
806
807
808
809			`../verilog/copyright`
810			`verilogSourceinclude`
811
812
813
814
815
816			`../verilog/common/jtag_tap_sm`
817			`verilogSourcemodule`
818
819
820
821			`dest_dir`
822			`../views/sim/`
823			`verilogSourcelibraryDir`
824
825
826
827
828
829
830
831			`fs-syn`
832
833
834
835			`../verilog/SYNTHESIS`
836			`verilogSourceinclude`
837
838
839
840
841			`../verilog/copyright`
842			`verilogSourceinclude`
843
844
845
846
847
848
849			`../verilog/common/jtag_tap_sm`
850			`verilogSourcemodule`
851
852
853
854
855			`dest_dir`
856			`../views/syn/`
857			`verilogSourcelibraryDir`
858
859
860
861
862
863
864
865
866			`fs-lint`
867
868			`dest_dir`
869			`../views/syn/`
870			`verilogSourcelibraryDir`
871
872
873
874
875
876
877
878
879
880			`external_SM`
881
882			`../verilog/jtag_tap_sm.v`
883			`verilogSource`
884
885			`4b1c284ce1b0fe2edd33aa56ca0821eb773c9774`
886
887
888
889
890
891			`3,1,2,0`
892
893			`IP`
894			`HW`
895			`Mutable`
896
897
898