OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [doc/] [sym/] [cde_mult_ord_r4.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
v 20100214 1
2
B 300 0  4200 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
3
T 400 1650   5 10 1 1 0 0 1 1
4
device=cde_mult_ord_r4
5
T 400 1850 5 10 1 1 0 0 1 1
6
refdes=U?
7
T 400 2000    0 10 0 1 0 0 1 1
8
vendor=opencores.org
9
T 400 2000    0 10 0 1 0 0 1 1
10
library=cde
11
T 400 2000    0 10 0 1 0 0 1 1
12
component=mult
13
T 400 2000    0 10 0 1 0 0 1 1
14
version=ord_r4
15
P 300 200 0 200 10 1 1
16
{
17
T 400 200 5 10 1 1 0 1 1 1
18
pinnumber=b_in[WIDTH-1:0]
19
T 400 200 5 10 0 1 0 1 1 1
20
pinseq=1
21
}
22
P 300 400 0 400 10 1 1
23
{
24
T 400 400 5 10 1 1 0 1 1 1
25
pinnumber=a_in[WIDTH-1:0]
26
T 400 400 5 10 0 1 0 1 1 1
27
pinseq=2
28
}
29
P 300 600 0 600 4 0 1
30
{
31
T 400 600 5 10 1 1 0 1 1 1
32
pinnumber=reset
33
T 400 600 5 10 0 1 0 1 1 1
34
pinseq=3
35
}
36
P 300 800 0 800 4 0 1
37
{
38
T 400 800 5 10 1 1 0 1 1 1
39
pinnumber=ex_freeze
40
T 400 800 5 10 0 1 0 1 1 1
41
pinseq=4
42
}
43
P 300 1000 0 1000 4 0 1
44
{
45
T 400 1000 5 10 1 1 0 1 1 1
46
pinnumber=clk
47
T 400 1000 5 10 0 1 0 1 1 1
48
pinseq=5
49
}
50
P 300 1200 0 1200 4 0 1
51
{
52
T 400 1200 5 10 1 1 0 1 1 1
53
pinnumber=alu_op_mul
54
T 400 1200 5 10 0 1 0 1 1 1
55
pinseq=6
56
}
57
P 4500 200 4800 200 10 1 1
58
{
59
T 4400 200 5  10 1 1 0 7 1 1
60
pinnumber=mul_prod_r[2*WIDTH-1:0]
61
T 4400 200 5  10 0 1 0 7 1 1
62
pinseq=7
63
}
64
P 4500 400 4800 400 4 0 1
65
{
66
T 4400 400 5  10 1 1 0 7 1 1
67
pinnumber=mul_stall
68
T 4500 400 5  10 0 1 0 7 1 1
69
pinseq=8
70
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.