Subversion Repositories sport

# -------------------------------------------------------------------------- #

#

# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.

# Your use of Altera Corporation's design tools, logic functions

# and other software and tools, and its AMPP partner logic

# functions, and any output files from any of the foregoing

# (including device programming or simulation files), and any

# associated documentation or information are expressly subject

# to the terms and conditions of the Altera Program License

# Subscription Agreement, the Altera Quartus II License Agreement,

# the Altera MegaCore Function License Agreement, or other

# applicable license agreement, including, without limitation,

# that your use is for the sole purpose of programming logic

# devices manufactured by Altera and sold by Altera or its

# authorized distributors.  Please refer to the applicable

# agreement for further details.

#

# -------------------------------------------------------------------------- #

#

# Quartus II 64-Bit

# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition

# Date created = 13:24:50  February 20, 2015

#

# -------------------------------------------------------------------------- #

#

# Notes:

#

# 1) The default values for assignments are stored in the file:

#               sport_top_assignment_defaults.qdf

#    If this file doesn't exist, see file:

#               assignment_defaults.qdf

#

# 2) Altera recommends that you do not modify this file. This

#    file is updated automatically by the Quartus II software

#    and any changes you make may be lost or overwritten.

#

# -------------------------------------------------------------------------- #

set_global_assignment -name FAMILY "Cyclone IV GX"

set_global_assignment -name DEVICE EP4CGX15BF14C6

set_global_assignment -name TOP_LEVEL_ENTITY sport_top

set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0

set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:24:50  FEBRUARY 20, 2015"

set_global_assignment -name LAST_QUARTUS_VERSION 14.0

set_global_assignment -name VERILOG_FILE ../../rtl/verilog/wb_interface.v

set_global_assignment -name VERILOG_FILE ../../rtl/verilog/sport_top.v

set_global_assignment -name VERILOG_FILE ../../rtl/verilog/sport_defines.v

set_global_assignment -name VERILOG_FILE ../../rtl/verilog/fifos.v

set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files

set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0

set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85

set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA

set_global_assignment -name DEVICE_FILTER_PIN_COUNT 169

set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6

set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V

set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"

set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation

set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top

set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top

set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_location_assignment IOBANK_3 -to wb_dat_o[0]

set_location_assignment IOBANK_3 -to DRxPRI

set_location_assignment IOBANK_3A -to DRxSEC

set_location_assignment IOBANK_4 -to DTxPRI

set_location_assignment IOBANK_6 -to DTxSEC

set_location_assignment IOBANK_6 -to RSCLKx

set_location_assignment IOBANK_7 -to TFSx

set_location_assignment IOBANK_8 -to TRSx

set_location_assignment PIN_B11 -to TSCLKx

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top