OpenCores
URL https://opencores.org/ocsvn/threeaesc/threeaesc/trunk

Subversion Repositories threeaesc

[/] [threeaesc/] [trunk/] [aes_c_3/] [scripts/] [aes_fsm_enc.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 entactogen
# script general de simulacion
2
# questa v6
3
 
4
vlib work
5
 
6
# libs
7
 
8
 
9
vcom -explicit  -93 "src/aes_lib.vhd"
10
vcom -explicit  -93 "src/dual_mem.vhd"
11
vcom -explicit  -93 "src/aes_enc.vhd"
12
vcom -explicit  -93 "src/aes_fsm_enc.vhd"
13
vcom -explicit  -93 "src/tb_aes_fsm_enc.vhd"
14
 
15
# Sim
16
 
17
vsim -lib work -t 1ps tb_aes_fsm_enc
18
 
19
view wave
20
view source
21
view structure
22
view signals
23
add wave *
24
 
25
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_1
26
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_2
27
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_3
28
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_4
29
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_5
30
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_6
31
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_7
32
mem load -infile mem/s_box.mem -format hex tb_aes_fsm_enc/uut/aes_round_n/s_box_dual_8
33
 
34
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_1
35
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_2
36
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_3
37
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_4
38
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_5
39
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_6
40
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_7
41
mem load -infile mem/gfmult_2.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_2_8
42
 
43
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_1
44
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_2
45
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_3
46
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_4
47
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_5
48
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_6
49
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_7
50
mem load -infile mem/gfmult_3.mem -format bin tb_aes_fsm_enc/uut/aes_round_n/gf_mult_3_8
51
 
52
mem load -infile mem/key.mem -format hex tb_aes_fsm_enc/uut/sub_keys_dram
53
 
54
add wave \
55
{sim:/tb_aes_fsm_enc/uut/state }
56
add wave \
57
{sim:/tb_aes_fsm_enc/uut/block_out_s }
58
 
59
add wave \
60
{sim:/tb_aes_fsm_enc/uut/key_addr_1 } \
61
{sim:/tb_aes_fsm_enc/uut/key_data_1 } \
62
{sim:/tb_aes_fsm_enc/uut/key_data_2 } \
63
{sim:/tb_aes_fsm_enc/uut/count }
64
 
65
add wave \
66
{sim:/tb_aes_fsm_enc/uut/clk_3 }
67
add wave \
68
{sim:/tb_aes_fsm_enc/uut/clk_tmp }
69
 
70
add wave \
71
{sim:/tb_aes_fsm_enc/uut/sub_key_s }
72
 
73
add wave \
74
{sim:/tb_aes_fsm_enc/uut/pos_cnt } \
75
{sim:/tb_aes_fsm_enc/uut/neg_cnt }
76
 
77
run 10 us
78
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.