1 |
2 |
dewhisna |
#
|
2 |
|
|
# Numato Mimas Spartan6 Module Mapping:
|
3 |
|
|
#
|
4 |
|
|
# Copyright (C) 2015 Donna Whisnant/Dewtronics.
|
5 |
|
|
# Contact: http://www.dewtronics.com/
|
6 |
|
|
#
|
7 |
|
|
# This file may be used under the terms of the GNU Lesser General Public License
|
8 |
|
|
# version 3.0 as published by the Free Software Foundation and appearing
|
9 |
|
|
# in the files lgpl-3.0.txt/gpl-3.0.txt included in the packaging of this file.
|
10 |
|
|
# Please review the following information to ensure the GNU Lesser General
|
11 |
|
|
# Public License version 3.0 requirements will be met:
|
12 |
|
|
# https://www.gnu.org/licenses/lgpl-3.0.html
|
13 |
|
|
# Attribution requested, but not required.
|
14 |
|
|
#
|
15 |
|
|
# Target Device: Xilinx Spartan-6 XC6SLX9-2-TQG144
|
16 |
|
|
# Using Numato Mimas Spartan 6 FPGA Development Board
|
17 |
|
|
# http://numato.com/mimas-spartan-6-fpga-development-board.html
|
18 |
|
|
#
|
19 |
|
|
|
20 |
|
|
NET "GCLK_in" LOC = P126;
|
21 |
|
|
NET "GCLK_in" TNM_NET = GCLK_in;
|
22 |
|
|
TIMESPEC TS_GCLK_in = PERIOD "GCLK_in" 100 MHz HIGH 50%;
|
23 |
|
|
|
24 |
|
|
NET "LED[0]" LOC = P119 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
25 |
|
|
NET "LED[1]" LOC = P118 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
26 |
|
|
NET "LED[2]" LOC = P117 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
27 |
|
|
NET "LED[3]" LOC = P116 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
28 |
|
|
NET "LED[4]" LOC = P115 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
29 |
|
|
NET "LED[5]" LOC = P114 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
30 |
|
|
NET "LED[6]" LOC = P112 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
31 |
|
|
NET "LED[7]" LOC = P111 |IOSTANDARD = LVCMOS33 |DRIVE = 8 |SLEW = FAST;
|
32 |
|
|
|
33 |
|
|
NET "SW0" LOC = P124 |IOSTANDARD = LVCMOS33 |SLEW = FAST |PULLUP;
|
34 |
|
|
NET "SW1" LOC = P123 |IOSTANDARD = LVCMOS33 |SLEW = FAST |PULLUP;
|
35 |
|
|
NET "SW2" LOC = P121 |IOSTANDARD = LVCMOS33 |SLEW = FAST |PULLUP;
|
36 |
|
|
NET "SW3" LOC = P120 |IOSTANDARD = LVCMOS33 |SLEW = FAST |PULLUP;
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
#
|
40 |
|
|
# Custom I/O Mapping:
|
41 |
|
|
#
|
42 |
|
|
NET "reset_n" LOC = P34 |IOSTANDARD = LVCMOS33 |SLEW = FAST |PULLUP; ## Master reset (Active Low) -- Optional as software reset command is adequate for most applications
|
43 |
|
|
NET "SPI_SS_n_in" LOC = P32 |IOSTANDARD = LVCMOS33 |SLEW = FAST; ## SPI Slave Select In (Active Low) to Arduino Board -->> (D10) on Arduino/Netduino
|
44 |
|
|
NET "SPI_MOSI_in" LOC = P29 |IOSTANDARD = LVCMOS33 |SLEW = FAST; ## SPI Master Out, Slave In to Arduino Board -->> (D11) on Arduino/Netduino
|
45 |
|
|
NET "SPI_MISO" LOC = P26 |IOSTANDARD = LVCMOS33 |SLEW = FAST; ## SPI Master In, Slave Out to Arduino Board -->> (D12) on Arduino/Netduino
|
46 |
|
|
NET "SPI_CLK_in" LOC = P23 |IOSTANDARD = LVCMOS33 |SLEW = FAST; ## SPI Clock In to Arduino Board -->> (D13) on Arduino/Netduino
|
47 |
|
|
NET "FiberOut[0]" LOC = P43 |IOSTANDARD = LVCMOS33 |DRIVE = 24 |SLEW = FAST; ## Fiber Optic Output #0 Left Channel
|
48 |
|
|
NET "FiberOut[1]" LOC = P45 |IOSTANDARD = LVCMOS33 |DRIVE = 24 |SLEW = FAST; ## Fiber Optic Output #1 Right Channel
|
49 |
|
|
NET "SPI_CLK_in" TNM_NET = SPI_CLK;
|
50 |
|
|
TIMESPEC TS_SPI_CLK = PERIOD "SPI_CLK" 100 MHz HIGH 50%;
|
51 |
|
|
# Note: SPI_CLK timing constraint should really 10 MHz, but using 100 MHz here
|
52 |
|
|
# will force synthesis tools to provide a tighter timing map for it. If you
|
53 |
|
|
# are having issues fitting the design and meeting timing constraints, this
|
54 |
|
|
# can be dropped to 10 MHz, though probably won't affect things much.
|
55 |
|
|
#
|
56 |
|
|
# Note: When interfacing this FPGA with a NetduinoPlus2 board, without an
|
57 |
|
|
# interconnected buffer, noise on the SPI bus signals prevented reliable
|
58 |
|
|
# operation, regardless of the SPI clock speed used even with the best of
|
59 |
|
|
# synchronization and clock-domain crossing logic. Only solution was to add
|
60 |
|
|
# a 74HC125 or 74HC4050 buffer between the devices. With proper signal
|
61 |
|
|
# condition and power decoupling, reliable operation at 5.25 MHz with the
|
62 |
|
|
# NetduinoPlus2 was realized, and with even more signal care, it may be
|
63 |
|
|
# possible to be extended to 8 MHz or even 10 MHz, but that could require
|
64 |
|
|
# additional FPGA changes.
|