OpenCores
URL https://opencores.org/ocsvn/timestamp/timestamp/trunk

Subversion Repositories timestamp

[/] [timestamp/] [trunk/] [tstamp_linux/] [linux-2.6-fcm_udi_enable.diff] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 robotron 
diff --git a/arch/powerpc/include/asm/reg.h b/arch/powerpc/include/asm/reg.h
2 
index c6d1ab6..e2caf0d 100644
3 
--- a/arch/powerpc/include/asm/reg.h
4 
+++ b/arch/powerpc/include/asm/reg.h
5 
@@ -111,7 +111,8 @@
6 
 #define MSR_KERNEL     (MSR_ME|MSR_RI|MSR_IR|MSR_DR)
7 
 #endif
8 
 
9 
-#define MSR_USER       (MSR_KERNEL|MSR_PR|MSR_EE)
10 
+#define MSR_USER       (MSR_KERNEL|MSR_PR|MSR_EE|0x02080000)
11 
+//#define MSR_USER     (MSR_KERNEL|MSR_PR|MSR_EE|0x02080000|(1<<6)|(1<<18))
12 
 #endif
13 
 
14 
 /* Floating Point Status and Control Register (FPSCR) Fields */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.