OpenCores
URL https://opencores.org/ocsvn/tiny_tate_bilinear_pairing/tiny_tate_bilinear_pairing/trunk

Subversion Repositories tiny_tate_bilinear_pairing

[/] [tiny_tate_bilinear_pairing/] [trunk/] [group_size_is_151_bits/] [testbench/] [test_pairing.v] - Blame information for rev 14

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 homer.hsin 
`timescale 1ns / 1ps
2 
`define P 20 // clock period
3 
 
4 
module test_pairing;
5 
 
6 
        // Inputs
7 
        reg clk;
8 
        reg reset;
9 
        reg sel;
10 
        reg [5:0] addr;
11 
        reg w;
12 
    reg update;
13 
    reg ready;
14 
    reg i;
15 
 
16 
        // Outputs
17 
        wire done;
18 
    wire o;
19 
 
20 
    // Buffers
21 
        reg [197:0] out;
22 
 
23 
        // Instantiate the Unit Under Test (UUT)
24 
        pairing uut (
25 
        .clk(clk),
26 
        .reset(reset),
27 
        .sel(sel),
28 
        .addr(addr),
29 
        .w(w),
30 
        .update(update),
31 
        .ready(ready),
32 
        .i(i),
33 
        .o(o),
34 
        .done(done)
35 
        );
36 
 
37 
        initial begin
38 
                // Initialize Inputs
39 
                clk = 0;
40 
                reset = 0;
41 
                sel = 0;
42 
                addr = 0;
43 
                w = 0;
44 
        update = 0;
45 
        ready = 0;
46 
        i = 0;
47 
        out = 0;
48 
 
49 
                // Wait 100 ns for global reset to finish
50 
                #100;
51 
 
52 
                // Add stimulus here
53 
        /* keep FSM silent */
54 
        reset = 1;
55 
            /* init xp, yp, xq, yq */
56 14 homer.hsin 
            write(3, 194'h21181940120548aa020568aa65a5989609251595a89a44598);
57 
            write(5, 194'h0a905590506a8a845592a09644a2095291422910a968a5048);
58 
            write(6, 194'h21181940120548aa020568aa65a5989609251595a89a44598);
59 
            write(7, 194'h0a905590506a8a845592a09644a2095291422910a968a5048);
60 5 homer.hsin 
            /* read back. uncomment me if error happens */
61 
            /* read(3);
62 
            $display("xp = %h", out);
63 
            read(5);
64 
            $display("yp = %h", out);
65 
            read(6);
66 
            $display("xq = %h", out);
67 
            read(7);
68 
            $display("yq = %h", out);*/
69 
        reset = 0;
70 
 
71 
        sel = 0; w = 0;
72 
        @(posedge done);
73 
        @(negedge clk);
74 
            read(3);
75 14 homer.hsin 
            check(194'h21181940120548aa020568aa65a5989609251595a89a44599);
76 5 homer.hsin 
            read(5);
77 14 homer.hsin 
            check(194'h0560aa60a0954548aa615069885106a16281162056945a084);
78 5 homer.hsin 
            read(6);
79 14 homer.hsin 
            check(194'h21181940120548aa020568aa65a5989609251595a89a44598);
80 5 homer.hsin 
            read(7);
81 14 homer.hsin 
            check(194'h0a905590506a8a845592a09644a2095291422910a968a5048);
82 5 homer.hsin 
            read(9);
83 14 homer.hsin 
            check(194'h09a49266428495042842965645266a2164a1268408a669866);
84 5 homer.hsin 
            read(10);
85 14 homer.hsin 
            check(194'h204446152452400968480544296829199a169a2562a908520);
86 5 homer.hsin 
            read(11);
87 14 homer.hsin 
            check(194'h1699142918666651a156954a80544689590a5094624610281);
88 5 homer.hsin 
            read(12);
89 14 homer.hsin 
            check(194'h2461998924145511611291626a4a295888569280285884661);
90 5 homer.hsin 
            read(13);
91 14 homer.hsin 
            check(194'h1040525045a404150a1881aa91a99156660a1658a090a1091);
92 5 homer.hsin 
            read(14);
93 14 homer.hsin 
            check(194'h2400a94249694808254880924a06494816081900811198925);
94 5 homer.hsin 
            $display("Good");
95 
        $finish;
96 
        end
97 
 
98 
    initial #100 forever #(`P/2) clk = ~clk;
99 
 
100 
    task write;
101 
        input [5:0] adr;
102 
        input [197:0] dat;
103 
        integer j;
104 
        begin
105 
            sel = 1;
106 
            w = 0;
107 
            addr = adr;
108 
            update = 1;
109 
            #`P;
110 
            update = 0;
111 
            ready = 1;
112 
            for(j=0;j<198;j=j+1)
113 
               begin
114 
               i = dat[j];
115 
               #`P;
116 
               end
117 
            ready = 0;
118 
            w = 1; #`P; w = 0;
119 
        end
120 
    endtask
121 
 
122 
    task read;
123 
        input [5:0] adr;
124 
        integer j;
125 
        begin
126 
            sel = 1;
127 
            w = 0;
128 
            addr = adr;
129 
            #`P;
130 
            update = 1;
131 
            #`P;
132 
            update = 0;
133 
            out = 0;
134 
            ready = 1;
135 
            for(j=0;j<198;j=j+1)
136 
               begin
137 
               out = {o, out[197:1]};
138 
               #`P;
139 
               end
140 
        end
141 
    endtask
142 
 
143 
    task check;
144 
        input [197:0] wish;
145 
        begin
146 
            if (out !== wish)
147 
                begin $display("Error!"); $finish; end
148 
        end
149 
    endtask
150 
endmodule
151 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.