| 1 |
40 |
leonardoar |
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
| 2 |
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
| 3 |
|
|
<head>
|
| 4 |
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
| 5 |
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
| 6 |
|
|
<title>Uart wishbone slave Documentation: E:/uart_block/hdl/iseProject/testUart_wishbone_slave.vhd Source File</title>
|
| 7 |
|
|
|
| 8 |
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
| 9 |
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
| 10 |
|
|
<link href="navtree.css" rel="stylesheet" type="text/css"/>
|
| 11 |
|
|
<script type="text/javascript" src="jquery.js"></script>
|
| 12 |
|
|
<script type="text/javascript" src="resize.js"></script>
|
| 13 |
|
|
<script type="text/javascript" src="navtree.js"></script>
|
| 14 |
|
|
<script type="text/javascript">
|
| 15 |
|
|
$(document).ready(initResizable);
|
| 16 |
|
|
</script>
|
| 17 |
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
| 18 |
|
|
<script type="text/javascript" src="search/search.js"></script>
|
| 19 |
|
|
<script type="text/javascript">
|
| 20 |
|
|
$(document).ready(function() { searchBox.OnSelectItem(0); });
|
| 21 |
|
|
</script>
|
| 22 |
|
|
|
| 23 |
|
|
</head>
|
| 24 |
|
|
<body>
|
| 25 |
|
|
<div id="top"><!-- do not remove this div! -->
|
| 26 |
|
|
|
| 27 |
|
|
|
| 28 |
|
|
<div id="titlearea">
|
| 29 |
|
|
<table cellspacing="0" cellpadding="0">
|
| 30 |
|
|
<tbody>
|
| 31 |
|
|
<tr style="height: 56px;">
|
| 32 |
|
|
|
| 33 |
|
|
|
| 34 |
|
|
<td style="padding-left: 0.5em;">
|
| 35 |
|
|
<div id="projectname">Uart wishbone slave Documentation
|
| 36 |
|
|
|
| 37 |
|
|
</div>
|
| 38 |
|
|
|
| 39 |
|
|
</td>
|
| 40 |
|
|
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
</tr>
|
| 44 |
|
|
</tbody>
|
| 45 |
|
|
</table>
|
| 46 |
|
|
</div>
|
| 47 |
|
|
|
| 48 |
|
|
<!-- Generated by Doxygen 1.8.0 -->
|
| 49 |
|
|
<script type="text/javascript">
|
| 50 |
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
| 51 |
|
|
</script>
|
| 52 |
|
|
<div id="navrow1" class="tabs">
|
| 53 |
|
|
<ul class="tablist">
|
| 54 |
|
|
<li><a href="index.html"><span>Main Page</span></a></li>
|
| 55 |
|
|
<li><a href="namespaces.html"><span>Packages</span></a></li>
|
| 56 |
|
|
<li><a href="annotated.html"><span>Design Unit List</span></a></li>
|
| 57 |
|
|
<li class="current"><a href="files.html"><span>Files</span></a></li>
|
| 58 |
|
|
<li>
|
| 59 |
|
|
<div id="MSearchBox" class="MSearchBoxInactive">
|
| 60 |
|
|
<span class="left">
|
| 61 |
|
|
<img id="MSearchSelect" src="search/mag_sel.png"
|
| 62 |
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
| 63 |
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
| 64 |
|
|
alt=""/>
|
| 65 |
|
|
<input type="text" id="MSearchField" value="Search" accesskey="S"
|
| 66 |
|
|
onfocus="searchBox.OnSearchFieldFocus(true)"
|
| 67 |
|
|
onblur="searchBox.OnSearchFieldFocus(false)"
|
| 68 |
|
|
onkeyup="searchBox.OnSearchFieldChange(event)"/>
|
| 69 |
|
|
</span><span class="right">
|
| 70 |
|
|
<a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
|
| 71 |
|
|
</span>
|
| 72 |
|
|
</div>
|
| 73 |
|
|
</li>
|
| 74 |
|
|
</ul>
|
| 75 |
|
|
</div>
|
| 76 |
|
|
<div id="navrow2" class="tabs2">
|
| 77 |
|
|
<ul class="tablist">
|
| 78 |
|
|
<li><a href="files.html"><span>File List</span></a></li>
|
| 79 |
|
|
</ul>
|
| 80 |
|
|
</div>
|
| 81 |
|
|
</div>
|
| 82 |
|
|
<div id="side-nav" class="ui-resizable side-nav-resizable">
|
| 83 |
|
|
<div id="nav-tree">
|
| 84 |
|
|
<div id="nav-tree-contents">
|
| 85 |
|
|
</div>
|
| 86 |
|
|
</div>
|
| 87 |
|
|
<div id="splitbar" style="-moz-user-select:none;"
|
| 88 |
|
|
class="ui-resizable-handle">
|
| 89 |
|
|
</div>
|
| 90 |
|
|
</div>
|
| 91 |
|
|
<script type="text/javascript">
|
| 92 |
|
|
initNavTree('test_uart__wishbone__slave_8vhd.html','');
|
| 93 |
|
|
</script>
|
| 94 |
|
|
<div id="doc-content">
|
| 95 |
|
|
<!-- window showing the filter options -->
|
| 96 |
|
|
<div id="MSearchSelectWindow"
|
| 97 |
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
| 98 |
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
| 99 |
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
| 100 |
|
|
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a></div>
|
| 101 |
|
|
|
| 102 |
|
|
<!-- iframe showing the search results (closed by default) -->
|
| 103 |
|
|
<div id="MSearchResultsWindow">
|
| 104 |
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
| 105 |
|
|
name="MSearchResults" id="MSearchResults">
|
| 106 |
|
|
</iframe>
|
| 107 |
|
|
</div>
|
| 108 |
|
|
|
| 109 |
|
|
<div class="header">
|
| 110 |
|
|
<div class="headertitle">
|
| 111 |
|
|
<div class="title">E:/uart_block/hdl/iseProject/testUart_wishbone_slave.vhd</div> </div>
|
| 112 |
|
|
</div><!--header-->
|
| 113 |
|
|
<div class="contents">
|
| 114 |
|
|
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001
|
| 115 |
|
|
<a name="l00002"></a>00002 <span class="vhdlkeyword">LIBRARY </span><span class="keywordflow">ieee</span>;
|
| 116 |
|
|
<a name="l00003"></a>00003 <span class="vhdlkeyword">USE </span>ieee.std_logic_1164.<span class="vhdlkeyword">ALL</span>;
|
| 117 |
|
|
<a name="l00004"></a>00004 <span class="vhdlkeyword">use </span>ieee.std_logic_unsigned.<span class="vhdlkeyword">all</span>;
|
| 118 |
|
|
<a name="l00005"></a>00005 <span class="vhdlkeyword">use </span>ieee.std_logic_arith.<span class="vhdlkeyword">all</span>;
|
| 119 |
|
|
<a name="l00006"></a>00006
|
| 120 |
|
|
<a name="l00008"></a><a class="code" href="classtest_uart__wishbone__slave.html#ac442dca664056131bdaf5c92e4351e01">00008</a> <span class="vhdlkeyword">use </span>work.pkgDefinitions.<span class="vhdlkeyword">all</span>;
|
| 121 |
|
|
<a name="l00009"></a>00009
|
| 122 |
|
|
<a name="l00010"></a><a class="code" href="classtest_uart__wishbone__slave.html">00010</a> <span class="keywordflow">ENTITY </span><a class="code" href="classtest_uart__wishbone__slave.html">testUart_wishbone_slave</a> <span class="vhdlkeyword">IS</span>
|
| 123 |
|
|
<a name="l00011"></a>00011 <span class="vhdlkeyword">END</span> <span class="vhdlchar">testUart_wishbone_slave</span>;
|
| 124 |
|
|
<a name="l00012"></a>00012
|
| 125 |
|
|
<a name="l00013"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html">00013</a> <span class="vhdlkeyword">ARCHITECTURE</span> behavior <span class="vhdlkeyword">OF</span> <a class="code" href="classtest_uart__wishbone__slave.html">testUart_wishbone_slave</a> IS
|
| 126 |
|
|
<a name="l00014"></a>00014 <span class="keyword"></span>
|
| 127 |
|
|
<a name="l00015"></a>00015 <span class="keyword"> -- <span class="vhdlkeyword">Component</span> Declaration <span class="vhdlkeyword">for</span> the Unit Under Test (UUT)</span>
|
| 128 |
|
|
<a name="l00016"></a>00016
|
| 129 |
|
|
<a name="l00017"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a5c22d67786c8d4257bb37aa2efb6f261">00017</a> <span class="vhdlkeyword">COMPONENT</span> <a class="code" href="classuart__wishbone__slave.html">uart_wishbone_slave</a>
|
| 130 |
|
|
<a name="l00018"></a>00018 <span class="vhdlkeyword">Port</span> ( <a class="code" href="classuart__wishbone__slave.html#a4775682dc01dcbf48f20a731490ff2da" title="Reset Input.">RST_I</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
|
| 131 |
|
|
<a name="l00019"></a>00019 <a class="code" href="classuart__wishbone__slave.html#aa26da3641303aaf250c88cbdf3d8a1a3" title="Clock Input.">CLK_I</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
|
| 132 |
|
|
<a name="l00020"></a>00020 <a class="code" href="classuart__wishbone__slave.html#aca7516cbd7b6a93eac24e720fc01760c" title="Address input.">ADR_I0</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
|
| 133 |
|
|
<a name="l00021"></a>00021 <a class="code" href="classuart__wishbone__slave.html#ad423901fb91ee750587d52bd9ddb2001" title="Data Input 0.">DAT_I0</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
|
| 134 |
|
|
<a name="l00022"></a>00022 <a class="code" href="classuart__wishbone__slave.html#a5779ba7b1bb275d5e56907020420ca27" title="Data Output 0.">DAT_O0</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
|
| 135 |
|
|
<a name="l00023"></a>00023 <a class="code" href="classuart__wishbone__slave.html#a32a749c5f0d113303c3de1fa917b8f56" title="Write enable input.">WE_I</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
|
| 136 |
|
|
<a name="l00024"></a>00024 <a class="code" href="classuart__wishbone__slave.html#af3bb8cfb2912c0d4ce792bd6c53d6a4c" title="Strobe input (Works like a chip select)">STB_I</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
|
| 137 |
|
|
<a name="l00025"></a>00025 <a class="code" href="classuart__wishbone__slave.html#aeec8b0022ebb92b40f746bf13cf7319c" title="Ack output.">ACK_O</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>;
|
| 138 |
|
|
<a name="l00026"></a>00026 <span class="keyword"></span>
|
| 139 |
|
|
<a name="l00027"></a>00027 <span class="keyword"> -- NON-WISHBONE Signals</span>
|
| 140 |
|
|
<a name="l00028"></a>00028 <a class="code" href="classuart__wishbone__slave.html#aafe347fe5fc89efa63d92386f60c5f50" title="Uart serial input.">serial_in</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
|
| 141 |
|
|
<a name="l00029"></a>00029 <a class="code" href="classuart__wishbone__slave.html#ad55ceaa2b85f0ff8d37ba499fc620a61" title="Flag to indicate data avaible.">data_Avaible</a> : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
|
| 142 |
|
|
<a name="l00030"></a>00030 serial_out : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>
|
| 143 |
|
|
<a name="l00031"></a>00031 );
|
| 144 |
|
|
<a name="l00032"></a>00032 <span class="vhdlkeyword">END</span> <span class="vhdlkeyword">COMPONENT</span>;
|
| 145 |
|
|
<a name="l00033"></a>00033
|
| 146 |
|
|
<a name="l00034"></a>00034 <span class="keyword"></span>
|
| 147 |
|
|
<a name="l00035"></a>00035 <span class="keyword"> --Inputs</span>
|
| 148 |
|
|
<a name="l00036"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a6ee791bdb5df4ccca9dd8a946696dd8a">00036</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a6ee791bdb5df4ccca9dd8a946696dd8a" title="Signal to connect with UUT.">RST_I</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 149 |
|
|
<a name="l00037"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4c7b3772ac2a67a7c972f606d2cc4ec7">00037</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4c7b3772ac2a67a7c972f606d2cc4ec7" title="Signal to connect with UUT.">CLK_I</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 150 |
|
|
<a name="l00038"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae">00038</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 151 |
|
|
<a name="l00039"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77">00039</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 152 |
|
|
<a name="l00040"></a>00040 <span class="vhdlkeyword">signal</span> <span class="vhdlchar">WE_I</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 153 |
|
|
<a name="l00041"></a>00041 <span class="vhdlkeyword">signal</span> <span class="vhdlchar">STB_I</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 154 |
|
|
<a name="l00042"></a>00042 <span class="vhdlkeyword">signal</span> <span class="vhdlchar">serial_in</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 155 |
|
|
<a name="l00043"></a>00043 <span class="keyword"></span>
|
| 156 |
|
|
<a name="l00044"></a>00044 <span class="keyword"> --Outputs</span>
|
| 157 |
|
|
<a name="l00045"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#aa444d95093cb5f8197bb92d21da1f43a">00045</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#aa444d95093cb5f8197bb92d21da1f43a" title="Signal to connect with UUT.">DAT_O0</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
|
| 158 |
|
|
<a name="l00046"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4">00046</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
|
| 159 |
|
|
<a name="l00047"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a30dda061cfa67e7c4d84ec0f5d1cb295">00047</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a30dda061cfa67e7c4d84ec0f5d1cb295" title="Signal to connect with UUT.">serial_out</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
|
| 160 |
|
|
<a name="l00048"></a><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a051f773441045ed070bde8d6139dd817">00048</a> <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a051f773441045ed070bde8d6139dd817" title="Signal to connect with UUT.">data_Avaible</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
|
| 161 |
|
|
<a name="l00049"></a>00049 <span class="keyword"></span>
|
| 162 |
|
|
<a name="l00050"></a>00050 <span class="keyword"> -- Clock period definitions (</span><span class="vhdllogic">1</span>.8432MHz)
|
| 163 |
|
|
<a name="l00051"></a>00051 <span class="vhdlkeyword">constant</span> <span class="vhdlchar">CLK_I_period</span> <span class="vhdlchar">:</span> <span class="comment">time</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">20</span> <span class="vhdlchar">ns</span>;<span class="keyword"> -- </span><span class="vhdllogic">0</span>.543us (<span class="vhdllogic">1</span>.8432Mhz) 2ns (50Mhz)
|
| 164 |
|
|
<a name="l00052"></a>00052
|
| 165 |
|
|
<a name="l00053"></a>00053 <span class="vhdlkeyword">BEGIN</span>
|
| 166 |
|
|
<a name="l00054"></a>00054
|
| 167 |
|
|
<a name="l00056"></a>00056 uut: <a class="code" href="classuart__wishbone__slave.html">uart_wishbone_slave</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span> (
|
| 168 |
|
|
<a name="l00057"></a>00057 <a class="code" href="classuart__wishbone__slave.html#a4775682dc01dcbf48f20a731490ff2da" title="Reset Input.">RST_I</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a6ee791bdb5df4ccca9dd8a946696dd8a" title="Signal to connect with UUT.">RST_I</a>,
|
| 169 |
|
|
<a name="l00058"></a>00058 <a class="code" href="classuart__wishbone__slave.html#aa26da3641303aaf250c88cbdf3d8a1a3" title="Clock Input.">CLK_I</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4c7b3772ac2a67a7c972f606d2cc4ec7" title="Signal to connect with UUT.">CLK_I</a>,
|
| 170 |
|
|
<a name="l00059"></a>00059 <a class="code" href="classuart__wishbone__slave.html#aca7516cbd7b6a93eac24e720fc01760c" title="Address input.">ADR_I0</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a>,
|
| 171 |
|
|
<a name="l00060"></a>00060 <a class="code" href="classuart__wishbone__slave.html#ad423901fb91ee750587d52bd9ddb2001" title="Data Input 0.">DAT_I0</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a>,
|
| 172 |
|
|
<a name="l00061"></a>00061 <a class="code" href="classuart__wishbone__slave.html#a5779ba7b1bb275d5e56907020420ca27" title="Data Output 0.">DAT_O0</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#aa444d95093cb5f8197bb92d21da1f43a" title="Signal to connect with UUT.">DAT_O0</a>,
|
| 173 |
|
|
<a name="l00062"></a>00062 <a class="code" href="classuart__wishbone__slave.html#a32a749c5f0d113303c3de1fa917b8f56" title="Write enable input.">WE_I</a> => WE_I,
|
| 174 |
|
|
<a name="l00063"></a>00063 <a class="code" href="classuart__wishbone__slave.html#af3bb8cfb2912c0d4ce792bd6c53d6a4c" title="Strobe input (Works like a chip select)">STB_I</a> => STB_I,
|
| 175 |
|
|
<a name="l00064"></a>00064 <a class="code" href="classuart__wishbone__slave.html#aeec8b0022ebb92b40f746bf13cf7319c" title="Ack output.">ACK_O</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a>,
|
| 176 |
|
|
<a name="l00065"></a>00065 <a class="code" href="classuart__wishbone__slave.html#aafe347fe5fc89efa63d92386f60c5f50" title="Uart serial input.">serial_in</a> => serial_in,
|
| 177 |
|
|
<a name="l00066"></a>00066 <a class="code" href="classuart__wishbone__slave.html#ad55ceaa2b85f0ff8d37ba499fc620a61" title="Flag to indicate data avaible.">data_Avaible</a> => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a051f773441045ed070bde8d6139dd817" title="Signal to connect with UUT.">data_Avaible</a>,
|
| 178 |
|
|
<a name="l00067"></a>00067 serial_out => <a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a30dda061cfa67e7c4d84ec0f5d1cb295" title="Signal to connect with UUT.">serial_out</a>
|
| 179 |
|
|
<a name="l00068"></a>00068 <span class="vhdlchar">)</span>;
|
| 180 |
|
|
<a name="l00069"></a>00069 <span class="keyword"></span>
|
| 181 |
|
|
<a name="l00070"></a>00070 <span class="keyword"> -- Clock <span class="vhdlkeyword">process</span> definitions</span>
|
| 182 |
|
|
<a name="l00071"></a>00071 CLK_I_process :<span class="vhdlkeyword">process</span>
|
| 183 |
|
|
<a name="l00072"></a>00072 <span class="vhdlkeyword">begin</span>
|
| 184 |
|
|
<a name="l00073"></a>00073 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4c7b3772ac2a67a7c972f606d2cc4ec7" title="Signal to connect with UUT.">CLK_I</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 185 |
|
|
<a name="l00074"></a>00074 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>;
|
| 186 |
|
|
<a name="l00075"></a>00075 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4c7b3772ac2a67a7c972f606d2cc4ec7" title="Signal to connect with UUT.">CLK_I</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 187 |
|
|
<a name="l00076"></a>00076 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>;
|
| 188 |
|
|
<a name="l00077"></a>00077 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
|
| 189 |
|
|
<a name="l00078"></a>00078
|
| 190 |
|
|
<a name="l00079"></a>00079 <span class="keyword"></span>
|
| 191 |
|
|
<a name="l00080"></a>00080 <span class="keyword"> -- Stimulus <span class="vhdlkeyword">process</span></span>
|
| 192 |
|
|
<a name="l00081"></a>00081 stim_proc: <span class="vhdlkeyword">process</span>
|
| 193 |
|
|
<a name="l00082"></a>00082 <span class="vhdlkeyword">begin</span> <span class="keyword"></span>
|
| 194 |
|
|
<a name="l00083"></a>00083 <span class="keyword"> -- Reset the slave</span>
|
| 195 |
|
|
<a name="l00084"></a>00084 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a6ee791bdb5df4ccca9dd8a946696dd8a" title="Signal to connect with UUT.">RST_I</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 196 |
|
|
<a name="l00085"></a>00085 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 197 |
|
|
<a name="l00086"></a>00086 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span>;
|
| 198 |
|
|
<a name="l00087"></a>00087 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a6ee791bdb5df4ccca9dd8a946696dd8a" title="Signal to connect with UUT.">RST_I</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 199 |
|
|
<a name="l00088"></a>00088 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span>;
|
| 200 |
|
|
<a name="l00089"></a>00089 <span class="keyword"></span>
|
| 201 |
|
|
<a name="l00090"></a>00090 <span class="keyword"> -- Configure the clock... </span>
|
| 202 |
|
|
<a name="l00091"></a>00091 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdllogic">"00"</span>;
|
| 203 |
|
|
<a name="l00092"></a>00092 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 204 |
|
|
<a name="l00093"></a>00093 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 205 |
|
|
<a name="l00094"></a>00094 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">50000000</span><span class="vhdlchar">,</span> <span class="vhdlchar">(</span><span class="vhdlchar">nBitsLarge</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;
|
| 206 |
|
|
<a name="l00095"></a>00095 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 207 |
|
|
<a name="l00096"></a>00096 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 208 |
|
|
<a name="l00097"></a>00097 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 209 |
|
|
<a name="l00098"></a>00098 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdlchar">U</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 210 |
|
|
<a name="l00099"></a>00099 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span>;
|
| 211 |
|
|
<a name="l00100"></a>00100 <span class="keyword"></span>
|
| 212 |
|
|
<a name="l00101"></a>00101 <span class="keyword"> -- Configure the Baud... </span>
|
| 213 |
|
|
<a name="l00102"></a>00102 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdllogic">"01"</span>;
|
| 214 |
|
|
<a name="l00103"></a>00103 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 215 |
|
|
<a name="l00104"></a>00104 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 216 |
|
|
<a name="l00105"></a>00105 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">conv_std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">115200</span><span class="vhdlchar">,</span> <span class="vhdlchar">(</span><span class="vhdlchar">nBitsLarge</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;
|
| 217 |
|
|
<a name="l00106"></a>00106 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 218 |
|
|
<a name="l00107"></a>00107 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 219 |
|
|
<a name="l00108"></a>00108 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 220 |
|
|
<a name="l00109"></a>00109 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdlchar">U</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 221 |
|
|
<a name="l00110"></a>00110 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">40</span>;
|
| 222 |
|
|
<a name="l00111"></a>00111 <span class="keyword"></span>
|
| 223 |
|
|
<a name="l00112"></a>00112 <span class="keyword"> -- Ask <span class="vhdlkeyword">to</span> send some data...(</span><span class="vhdllogic">0xC4</span>)
|
| 224 |
|
|
<a name="l00113"></a>00113 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdllogic">"10"</span>;
|
| 225 |
|
|
<a name="l00114"></a>00114 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 226 |
|
|
<a name="l00115"></a>00115 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 227 |
|
|
<a name="l00116"></a>00116 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">x</span><span class="vhdllogic">"000000C4"</span>;
|
| 228 |
|
|
<a name="l00117"></a>00117 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 229 |
|
|
<a name="l00118"></a>00118 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 230 |
|
|
<a name="l00119"></a>00119 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 231 |
|
|
<a name="l00120"></a>00120 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdlchar">U</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 232 |
|
|
<a name="l00121"></a>00121 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">5000</span>;
|
| 233 |
|
|
<a name="l00122"></a>00122 <span class="keyword"></span>
|
| 234 |
|
|
<a name="l00123"></a>00123 <span class="keyword"> -- Receive </span><span class="vhdllogic">0x55</span> value (<span class="vhdllogic">01010101</span>)
|
| 235 |
|
|
<a name="l00124"></a>00124 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;<span class="keyword"> -- Start <span class="comment">bit</span></span>
|
| 236 |
|
|
<a name="l00125"></a>00125 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 237 |
|
|
<a name="l00126"></a>00126
|
| 238 |
|
|
<a name="l00127"></a>00127 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 239 |
|
|
<a name="l00128"></a>00128 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 240 |
|
|
<a name="l00129"></a>00129 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 241 |
|
|
<a name="l00130"></a>00130 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 242 |
|
|
<a name="l00131"></a>00131 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 243 |
|
|
<a name="l00132"></a>00132 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 244 |
|
|
<a name="l00133"></a>00133 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 245 |
|
|
<a name="l00134"></a>00134 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 246 |
|
|
<a name="l00135"></a>00135 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 247 |
|
|
<a name="l00136"></a>00136 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 248 |
|
|
<a name="l00137"></a>00137 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 249 |
|
|
<a name="l00138"></a>00138 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 250 |
|
|
<a name="l00139"></a>00139 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 251 |
|
|
<a name="l00140"></a>00140 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 252 |
|
|
<a name="l00141"></a>00141 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 253 |
|
|
<a name="l00142"></a>00142 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>.<span class="vhdllogic">68</span> <span class="vhdlchar">us</span>;
|
| 254 |
|
|
<a name="l00143"></a>00143 <span class="keyword"></span>
|
| 255 |
|
|
<a name="l00144"></a>00144 <span class="keyword"> -- Stop <span class="comment">bit</span> here</span>
|
| 256 |
|
|
<a name="l00145"></a>00145 <span class="vhdlchar">serial_in</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 257 |
|
|
<a name="l00146"></a>00146 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">5000</span>;
|
| 258 |
|
|
<a name="l00147"></a>00147 <span class="keyword"></span>
|
| 259 |
|
|
<a name="l00148"></a>00148 <span class="keyword"> -- Check content by reading the <span class="vhdlkeyword">register</span> (Should be </span><span class="vhdllogic">0x55</span>)
|
| 260 |
|
|
<a name="l00149"></a>00149 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdllogic">"11"</span>;
|
| 261 |
|
|
<a name="l00150"></a>00150 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 262 |
|
|
<a name="l00151"></a>00151 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 263 |
|
|
<a name="l00152"></a>00152 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 264 |
|
|
<a name="l00153"></a>00153 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 265 |
|
|
<a name="l00154"></a>00154 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdlchar">U</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 266 |
|
|
<a name="l00155"></a>00155 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">5000</span>;
|
| 267 |
|
|
<a name="l00156"></a>00156 <span class="keyword"></span>
|
| 268 |
|
|
<a name="l00157"></a>00157 <span class="keyword"> -- Ask <span class="vhdlkeyword">to</span> send some data...(</span><span class="vhdllogic">0x55</span>)
|
| 269 |
|
|
<a name="l00158"></a>00158 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdllogic">"10"</span>;
|
| 270 |
|
|
<a name="l00159"></a>00159 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 271 |
|
|
<a name="l00160"></a>00160 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 272 |
|
|
<a name="l00161"></a>00161 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a4b087814632daf135cbc38c252bbaf77" title="Signal to connect with UUT.">DAT_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">x</span><span class="vhdllogic">"00000055"</span>;
|
| 273 |
|
|
<a name="l00162"></a>00162 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a21f50c72e4e45c54ea44e014934312d4" title="Signal to connect with UUT.">ACK_O</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">'</span>;
|
| 274 |
|
|
<a name="l00163"></a>00163 <span class="vhdlchar">WE_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 275 |
|
|
<a name="l00164"></a>00164 <span class="vhdlchar">STB_I</span> <span class="vhdlchar"><=</span> <span class="vhdlchar">'</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">'</span>;
|
| 276 |
|
|
<a name="l00165"></a>00165 <span class="vhdlchar"><a class="code" href="classtest_uart__wishbone__slave_1_1behavior.html#a7a6abb7d1c91a8dfcf6ab3d0bf78a3ae" title="Signal to connect with UUT.">ADR_I0</a></span> <span class="vhdlchar"><=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">></span> <span class="vhdlchar">'</span><span class="vhdlchar">U</span><span class="vhdlchar">'</span><span class="vhdlchar">)</span>;
|
| 277 |
|
|
<a name="l00166"></a>00166 <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> <span class="vhdlchar">CLK_I_period</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">5000</span>;
|
| 278 |
|
|
<a name="l00167"></a>00167
|
| 279 |
|
|
<a name="l00168"></a>00168
|
| 280 |
|
|
<a name="l00169"></a>00169 <span class="keyword"></span>
|
| 281 |
|
|
<a name="l00170"></a>00170 <span class="keyword"> -- Stop Simulation</span>
|
| 282 |
|
|
<a name="l00171"></a>00171 <span class="vhdlkeyword">assert</span> <span class="vhdlchar">false</span> <span class="vhdlkeyword">report</span> <span class="keyword">"NONE. End of simulation."</span> <span class="vhdlkeyword">severity</span> <span class="vhdlchar">failure</span>;
|
| 283 |
|
|
<a name="l00172"></a>00172 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
|
| 284 |
|
|
<a name="l00173"></a>00173
|
| 285 |
|
|
<a name="l00174"></a>00174 <span class="vhdlkeyword">END</span>;
|
| 286 |
|
|
</pre></div></div><!-- contents -->
|
| 287 |
|
|
</div>
|
| 288 |
|
|
<div id="nav-path" class="navpath">
|
| 289 |
|
|
<ul>
|
| 290 |
|
|
<li class="navelem"><b>testUart_wishbone_slave.vhd</b> </li>
|
| 291 |
|
|
|
| 292 |
|
|
<li class="footer">Generated on Sat May 12 2012 22:28:05 for Uart wishbone slave Documentation by
|
| 293 |
|
|
<a href="http://www.doxygen.org/index.html">
|
| 294 |
|
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.0 </li>
|
| 295 |
|
|
</ul>
|
| 296 |
|
|
</div>
|
| 297 |
|
|
|
| 298 |
|
|
|
| 299 |
|
|
</body>
|
| 300 |
|
|
</html>
|
