OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [docs/] [doxygenDocs/] [latex/] [classuart__control_1_1_behavioral.tex] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 40 leonardoar 
\section{Behavioral Architecture Reference}
2 
\label{classuart__control_1_1_behavioral}\index{Behavioral@{Behavioral}}
3 
 
4 
 
5 
Uart control unit.
6 
 
7 
 
8 
\\*
9 
\\*
10 
\subsection*{Processes}
11 
 \begin{DoxyCompactItemize}
12 
\item
13 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-8}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_aa3c4aa3619a4c71c11970f5ede49114b}
14 
 
15 
\item
16 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-9}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_a0132bccb07ff42922281b99abe7fc1ed}
17 
 
18 
\item
19 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-10}{\bfseries  ( {\bfseries {\bfseries {\bf rx\-\_\-data\-\_\-ready}}   } )}\label{classuart__control_1_1_behavioral_a6c467dc07fa255b642634f90b25dab0a}
20 
 
21 
\item
22 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-11}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   } )}\label{classuart__control_1_1_behavioral_a6b971a3a148f5367406025849fea840a}
23 
 
24 
\item
25 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-12}{\bfseries  ( {\bfseries {\bfseries {\bf clk}}   ,{\bfseries {\bf rst}}  ,start\-Config\-Baud ,start\-Config\-Clk ,start\-Data\-Send ,start\-Read\-Reg } )}\label{classuart__control_1_1_behavioral_a6a5104fc5041f9d18147bf3ac57182ba}
26 
 
27 
\item
28 
{\bf P\-R\-O\-C\-E\-S\-S\-\_\-13}{\bfseries  ( {\bfseries already\-Conf\-Clk  ,already\-Conf\-Baud ,{\bfseries {\bf clk}}  } )}\label{classuart__control_1_1_behavioral_abb27e076842c2ed175b9400e9a4a204f}
29 
 
30 
\end{DoxyCompactItemize}
31 
\subsection*{Components}
32 
 \begin{DoxyCompactItemize}
33 
\item
34 
{\bf divisor}  {\bfseries }  \label{classuart__control_1_1_behavioral_afd589e4693d433f3020edd41b34b429c}
35 
 
36 
\end{DoxyCompactItemize}
37 
\subsection*{Signals}
38 
 \begin{DoxyCompactItemize}
39 
\item
40 
{\bf config\-\_\-clk} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ab4f5656577c6801ca2186d032b0705e5}
41 
 
42 
\item
43 
{\bf config\-\_\-baud} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a994369e55a2b61c25692290190bfb1d7}
44 
 
45 
\item
46 
{\bf received\-\_\-byte} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ac0d7b034671ced80a1489da8b6326f6d}
47 
 
48 
\item
49 
{\bf byte\-\_\-to\-\_\-transmit} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a0bd5f9806934bfa92bc94fca49bc21ee}
50 
 
51 
\item
52 
{\bf sig\-Div\-Rst} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_afcf0bceabe6e56a74778d7934a0c2824}
53 
 
54 
\item
55 
{\bf sig\-Div\-Done} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_abc51890308baf702126afd18e3db0a04}
56 
 
57 
\item
58 
{\bf sig\-Div\-Quotient} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ae56f5c1eb65c23ef11617bcf164d24eb}
59 
 
60 
\item
61 
{\bf sig\-Div\-Numerator} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_a80739dd4184b66e0cf20fe43006bce80}
62 
 
63 
\item
64 
{\bf sig\-Div\-Dividend} {\bfseries std\-\_\-logic\-\_\-vector (  ( n\-Bits\-Large -\/   1  )    downto    0  ) } \label{classuart__control_1_1_behavioral_ad3295376ffcaec0d91f571290f298b93}
65 
 
66 
\item
67 
{\bf start\-Config\-Baud} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a1307705c86dd791844f6a70b9c232f1a}
68 
 
69 
\item
70 
{\bf start\-Config\-Clk} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a998970542f657bcad2e466fc0179d946}
71 
 
72 
\item
73 
{\bf start\-Data\-Send} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a27134dba3b3b157ffc9a4ea830073e1f}
74 
 
75 
\item
76 
{\bf comm\-Blocks\-Initiated} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a284b25ffbd0a7b47e4d23d85b65f8798}
77 
 
78 
\item
79 
{\bf start\-Read\-Reg} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_af895fdece5780334d522ae896e9ae33f}
80 
 
81 
\item
82 
{\bf already\-Conf\-Baud} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_a3bb2d4f7155a824e226039305ba2ecc7}
83 
 
84 
\item
85 
{\bf already\-Conf\-Clk} {\bfseries std\-\_\-logic } \label{classuart__control_1_1_behavioral_ae72bfe89af67c9f28f2e9c129c9d8ce9}
86 
 
87 
\end{DoxyCompactItemize}
88 
 
89 
 
90 
\subsection{Detailed Description}
91 
Uart control unit.
92 
 
93 
Configure, commands, the \doxyref{uart\-\_\-communication\-\_\-blocks}{p.}{classuart__communication__blocks}
94 
 
95 
Definition at line 31 of file uart\-\_\-control.\-vhd.
96 
 
97 
 
98 
 
99 
The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
100 
\item
101 
E\-:/uart\-\_\-block/hdl/ise\-Project/{\bf uart\-\_\-control.\-vhd}\end{DoxyCompactItemize}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.