OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_04/usb_fpga_2_04/trunk

Subversion Repositories usb_fpga_2_04

[/] [usb_fpga_2_04/] [trunk/] [examples/] [usb-fpga-1.15y/] [intraffic/] [intraffic.c] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
/*!
2
   intraffic -- example showing how the EZ-USB FIFO interface is used on ZTEX USB-FPGA Module 1.15y and 1.15y2
3
   Copyright (C) 2009-2014 ZTEX GmbH.
4
   http://www.ztex.de
5
 
6
   This program is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License version 3 as
8
   published by the Free Software Foundation.
9
 
10
   This program is distributed in the hope that it will be useful, but
11
   WITHOUT ANY WARRANTY; without even the implied warranty of
12
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13
   General Public License for more details.
14
 
15
   You should have received a copy of the GNU General Public License
16
   along with this program; if not, see http://www.gnu.org/licenses/.
17
!*/
18
 
19
#include[ztex-conf.h]   // Loads the configuration macros, see ztex-conf.h for the available macros
20
#include[ztex-utils.h]  // include basic functions
21
 
22
// configure endpoint 2, in, quad buffered, 512 bytes, interface 0
23
EP_CONFIG(2,0,BULK,IN,512,4);
24
 
25
// configure endpoint 6, out, doublebuffered, 512 bytes, interface 0
26
EP_CONFIG(6,0,BULK,OUT,512,2);
27
 
28
// select ZTEX USB FPGA Module 1.15 as target  (required for FPGA configuration)
29
IDENTITY_UFM_1_15Y(10.15.0.0,0);
30
 
31
// this product string is also used for identification by the host software
32
#define[PRODUCT_STRING]["intraffic example for UFM 1.15y"]
33
 
34
// enables high speed FPGA configuration via EP6
35
ENABLE_HS_FPGA_CONF(6);
36
 
37
// this is called automatically after FPGA configuration
38
#define[POST_FPGA_CONFIG][POST_FPGA_CONFIG
39
        IOA0 = 1;                               // controlled mode
40
        IOA7 = 1;                               // reset on
41
        OEA = bmBIT0 | bmBIT7;
42
 
43
        EP2CS &= ~bmBIT0;                       // clear stall bit
44
 
45
        REVCTL = 0x1;
46
        SYNCDELAY;
47
 
48
        IFCONFIG = bmBIT7 | bmBIT5 | 3;         // internal IFCLK, 30 MHz, OE, slave FIFO interface
49
        SYNCDELAY;
50
        EP2FIFOCFG = bmBIT3 | bmBIT0;           // AOTUOIN, WORDWIDE
51
        SYNCDELAY;
52
 
53
        EP2AUTOINLENH = 2;                      // 512 bytes 
54
        SYNCDELAY;
55
        EP2AUTOINLENL = 0;
56
        SYNCDELAY;
57
 
58
        FIFORESET = 0x80;                       // reset FIFO
59
        SYNCDELAY;
60
        FIFORESET = 2;
61
        SYNCDELAY;
62
        FIFORESET = 0x00;
63
        SYNCDELAY;
64
 
65
        FIFOPINPOLAR = 0;
66
        SYNCDELAY;
67
        PINFLAGSAB = 0;
68
        SYNCDELAY;
69
        PINFLAGSCD = 0;
70
        SYNCDELAY;
71
 
72
        IOA7 = 0;                                // reset off
73
]
74
 
75
// set mode
76
ADD_EP0_VENDOR_COMMAND((0x60,,
77
        IOA7 = 1;                               // reset on
78
        IOA0 = SETUPDAT[2] ? 1 : 0;
79
        IOA7 = 0;                                // reset off
80
,,
81
        NOP;
82
));;
83
 
84
// include the main part of the firmware kit, define the descriptors, ...
85
#include[ztex.h]
86
 
87
void main(void)
88
{
89
    init_USB();
90
 
91
    while (1) {
92
    }
93
}
94
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.