OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_13/usb_fpga_2_13/trunk

Subversion Repositories usb_fpga_2_13

[/] [usb_fpga_2_13/] [trunk/] [examples/] [usb-fpga-1.11/] [1.11a/] [lightshow/] [fpga/] [lightshow.ucf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
NET "CLK" TNM_NET = "CLK";
2
TIMESPEC "TS_CLK" = PERIOD "CLK" 20 ns HIGH 50 %;
3
# NET "CLK"  LOC = "K14" | IOSTANDARD = LVCMOS33 ;      # EZ-USB clock
4
NET "CLK"  LOC = "N8" | IOSTANDARD = LVCMOS33 ;         # xmega clock
5
 
6
# NET "pe<0>"  LOC = "A13" | IOSTANDARD = LVCMOS33 ;
7
# NET "pe<1>"  LOC = "C11" | IOSTANDARD = LVCMOS33 ;
8
# NET "pe<2>"  LOC = "A11" | IOSTANDARD = LVCMOS33 ;
9
# NET "pe<3>"  LOC = "B10" | IOSTANDARD = LVCMOS33 ;
10
# NET "pe<4>"  LOC = "D11" | IOSTANDARD = LVCMOS33 ;
11
# NET "pe<5>"  LOC = "F10" | IOSTANDARD = LVCMOS33 ;
12
# NET "pe<6>"  LOC = "A12" | IOSTANDARD = LVCMOS33 ;
13
# NET "pe<7>"  LOC = "E10" | IOSTANDARD = LVCMOS33 ;
14
 
15
NET "led<0>"  LOC = "C9" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;            # ph<0>
16
NET "led<1>"  LOC = "D8" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<1>
17
NET "led<2>"  LOC = "C7" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<2>
18
NET "led<3>"  LOC = "F7" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<3>
19
NET "led<4>"  LOC = "D6" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<4>
20
NET "led<5>"  LOC = "B6" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<5>
21
NET "led<6>"  LOC = "D5" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<6>
22
NET "led<7>"  LOC = "B5" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # ph<7>
23
NET "led<8>"  LOC = "P4" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # pj<0>
24
NET "led<9>"  LOC = "M6" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;         # pj<1>
25
NET "led<10>"  LOC = "P6" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;        # pj<2>
26
NET "led<11>"  LOC = "N6" | IOSTANDARD = LVCMOS33 | DRIVE = 12 ;        # pj<3>
27
 
28
# NET "pj<4>"  LOC = "M7" | IOSTANDARD = LVCMOS33 ;
29
# NET "pj<5>"  LOC = "T7" | IOSTANDARD = LVCMOS33 ;
30
# NET "pj<6>"  LOC = "M9" | IOSTANDARD = LVCMOS33 ;
31
# NET "pj<7>"  LOC = "P8" | IOSTANDARD = LVCMOS33 ;
32
 
33
# NET "pk<0>"  LOC = "R12" | IOSTANDARD = LVCMOS33 ;
34
# NET "pk<1>"  LOC = "L12" | IOSTANDARD = LVCMOS33 ;
35
# NET "pk<2>"  LOC = "L13" | IOSTANDARD = LVCMOS33 ;
36
# NET "pk<3>"  LOC = "N14" | IOSTANDARD = LVCMOS33 ;
37
# NET "pk<4>"  LOC = "L14" | IOSTANDARD = LVCMOS33 ;
38
# NET "pk<5>"  LOC = "R15" | IOSTANDARD = LVCMOS33 ;
39
# NET "pk<6>"  LOC = "M15" | IOSTANDARD = LVCMOS33 ;
40
# NET "pk<7>"  LOC = "N16" | IOSTANDARD = LVCMOS33 ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.