OpenCores
URL https://opencores.org/ocsvn/usb_fpga_2_14/usb_fpga_2_14/trunk

Subversion Repositories usb_fpga_2_14

[/] [usb_fpga_2_14/] [trunk/] [examples/] [memfifo/] [fpga-2.14/] [memfifo.srcs/] [sources_1/] [ip/] [mig_7series_0/] [mig_b.prj] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ZTEX
2
3
4
    mig_7series_0
5
    1
6
    1
7
    OFF
8
    1024
9
    ON
10
    Enabled
11
    xc7a35t-csg324/-1
12
    2.1
13
    No Buffer
14
    No Buffer
15
    ACTIVE LOW
16
    FALSE
17
    0
18
    40 Ohms
19
    0
20
    
21
        DDR3_SDRAM/Components/MT41J128M16XX-125
22
        2500
23
        1.8V
24
        4:1
25
        
26
        0
27
         1.000
28
        1
29
        1
30
        1
31
        1
32
        16
33
        1
34
        1
35
        Disabled
36
        Normal
37
        FALSE
38
        
39
        14
40
        10
41
        3
42
        1.5V
43
        BANK_ROW_COLUMN
44
        
45
            
46
            
47
            
48
            
49
            
50
            
51
            
52
            
53
            
54
            
55
            
56
            
57
            
58
            
59
            
60
            
61
            
62
            
63
            
64
            
65
            
66
            
67
            
68
            
69
            
70
            
71
            
72
            
73
            
74
            
75
            
76
            
77
            
78
            
79
            
80
            
81
            
82
            
83
            
84
            
85
            
86
            
87
            
88
            
89
            
90
            
91
            
92
        
93
        
94
            
95
            
96
            
97
        
98
        
99
            
100
        
101
        8 - Fixed
102
        Sequential
103
        6
104
        Normal
105
        No
106
        Slow Exit
107
        Enable
108
        RZQ/7
109
        Disable
110
        Disable
111
        RZQ/6
112
        0
113
        Disabled
114
        Enabled
115
        Output Buffer Enabled
116
        Full Array
117
        5
118
        Enabled
119
        Normal
120
        Dynamic ODT off
121
        NATIVE
122
    
123
 
124

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.