| 1 |
3 |
pas. |
Analysis & Synthesis report for usimplez_top
|
| 2 |
|
|
Wed Nov 09 11:45:57 2011
|
| 3 |
|
|
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Analysis & Synthesis Summary
|
| 11 |
|
|
3. Analysis & Synthesis Settings
|
| 12 |
|
|
4. Analysis & Synthesis Source Files Read
|
| 13 |
|
|
5. Analysis & Synthesis Resource Usage Summary
|
| 14 |
|
|
6. Analysis & Synthesis Resource Utilization by Entity
|
| 15 |
|
|
7. Analysis & Synthesis RAM Summary
|
| 16 |
|
|
8. State Machine - |usimplez_top|usimplez_cpu:cpu|estado
|
| 17 |
|
|
9. General Register Statistics
|
| 18 |
|
|
10. Registers Packed Into Inferred Megafunctions
|
| 19 |
|
|
11. Multiplexer Restructuring Statistics (Restructuring Performed)
|
| 20 |
|
|
12. Source assignments for usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated
|
| 21 |
|
|
13. Parameter Settings for User Entity Instance: Top-level Entity: |usimplez_top
|
| 22 |
|
|
14. Parameter Settings for User Entity Instance: usimplez_cpu:cpu
|
| 23 |
|
|
15. Parameter Settings for User Entity Instance: usimplez_ram:ram
|
| 24 |
|
|
16. Parameter Settings for Inferred Entity Instance: usimplez_ram:ram|altsyncram:ram_rtl_0
|
| 25 |
|
|
17. altsyncram Parameter Settings by Entity Instance
|
| 26 |
|
|
18. Analysis & Synthesis Messages
|
| 27 |
|
|
|
| 28 |
|
|
|
| 29 |
|
|
|
| 30 |
|
|
----------------
|
| 31 |
|
|
; Legal Notice ;
|
| 32 |
|
|
----------------
|
| 33 |
|
|
Copyright (C) 1991-2010 Altera Corporation
|
| 34 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 35 |
|
|
and other software and tools, and its AMPP partner logic
|
| 36 |
|
|
functions, and any output files from any of the foregoing
|
| 37 |
|
|
(including device programming or simulation files), and any
|
| 38 |
|
|
associated documentation or information are expressly subject
|
| 39 |
|
|
to the terms and conditions of the Altera Program License
|
| 40 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 41 |
|
|
Agreement, or other applicable license agreement, including,
|
| 42 |
|
|
without limitation, that your use is for the sole purpose of
|
| 43 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 44 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 45 |
|
|
applicable agreement for further details.
|
| 46 |
|
|
|
| 47 |
|
|
|
| 48 |
|
|
|
| 49 |
|
|
+------------------------------------------------------------------------------+
|
| 50 |
|
|
; Analysis & Synthesis Summary ;
|
| 51 |
|
|
+-------------------------------+----------------------------------------------+
|
| 52 |
|
|
; Analysis & Synthesis Status ; Successful - Wed Nov 09 11:45:57 2011 ;
|
| 53 |
|
|
; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
|
| 54 |
|
|
; Revision Name ; usimplez_top ;
|
| 55 |
|
|
; Top-level Entity Name ; usimplez_top ;
|
| 56 |
|
|
; Family ; Stratix II ;
|
| 57 |
|
|
; Logic utilization ; N/A ;
|
| 58 |
|
|
; Combinational ALUTs ; 48 ;
|
| 59 |
|
|
; Dedicated logic registers ; 63 ;
|
| 60 |
|
|
; Total registers ; 63 ;
|
| 61 |
|
|
; Total pins ; 7 ;
|
| 62 |
|
|
; Total virtual pins ; 0 ;
|
| 63 |
|
|
; Total block memory bits ; 6,144 ;
|
| 64 |
|
|
; DSP block 9-bit elements ; 0 ;
|
| 65 |
|
|
; Total PLLs ; 0 ;
|
| 66 |
|
|
; Total DLLs ; 0 ;
|
| 67 |
|
|
+-------------------------------+----------------------------------------------+
|
| 68 |
|
|
|
| 69 |
|
|
|
| 70 |
|
|
+----------------------------------------------------------------------------------------------------------------------+
|
| 71 |
|
|
; Analysis & Synthesis Settings ;
|
| 72 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 73 |
|
|
; Option ; Setting ; Default Value ;
|
| 74 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 75 |
|
|
; Top-level entity name ; usimplez_top ; usimplez_top ;
|
| 76 |
|
|
; Family name ; Stratix II ; Stratix II ;
|
| 77 |
|
|
; Use Generated Physical Constraints File ; Off ; ;
|
| 78 |
|
|
; Use smart compilation ; Off ; Off ;
|
| 79 |
|
|
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ;
|
| 80 |
|
|
; Enable compact report table ; Off ; Off ;
|
| 81 |
|
|
; Restructure Multiplexers ; Auto ; Auto ;
|
| 82 |
|
|
; Create Debugging Nodes for IP Cores ; Off ; Off ;
|
| 83 |
|
|
; Preserve fewer node names ; On ; On ;
|
| 84 |
|
|
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
|
| 85 |
|
|
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
|
| 86 |
|
|
; VHDL Version ; VHDL_1993 ; VHDL_1993 ;
|
| 87 |
|
|
; State Machine Processing ; Auto ; Auto ;
|
| 88 |
|
|
; Safe State Machine ; Off ; Off ;
|
| 89 |
|
|
; Extract Verilog State Machines ; On ; On ;
|
| 90 |
|
|
; Extract VHDL State Machines ; On ; On ;
|
| 91 |
|
|
; Ignore Verilog initial constructs ; Off ; Off ;
|
| 92 |
|
|
; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
|
| 93 |
|
|
; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
|
| 94 |
|
|
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
|
| 95 |
|
|
; Parallel Synthesis ; On ; On ;
|
| 96 |
|
|
; DSP Block Balancing ; Auto ; Auto ;
|
| 97 |
|
|
; NOT Gate Push-Back ; On ; On ;
|
| 98 |
|
|
; Power-Up Don't Care ; On ; On ;
|
| 99 |
|
|
; Remove Redundant Logic Cells ; Off ; Off ;
|
| 100 |
|
|
; Remove Duplicate Registers ; On ; On ;
|
| 101 |
|
|
; Ignore CARRY Buffers ; Off ; Off ;
|
| 102 |
|
|
; Ignore CASCADE Buffers ; Off ; Off ;
|
| 103 |
|
|
; Ignore GLOBAL Buffers ; Off ; Off ;
|
| 104 |
|
|
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
|
| 105 |
|
|
; Ignore LCELL Buffers ; Off ; Off ;
|
| 106 |
|
|
; Ignore SOFT Buffers ; On ; On ;
|
| 107 |
|
|
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
|
| 108 |
|
|
; Optimization Technique ; Balanced ; Balanced ;
|
| 109 |
|
|
; Carry Chain Length ; 70 ; 70 ;
|
| 110 |
|
|
; Auto Carry Chains ; On ; On ;
|
| 111 |
|
|
; Auto Open-Drain Pins ; On ; On ;
|
| 112 |
|
|
; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
|
| 113 |
|
|
; Auto ROM Replacement ; On ; On ;
|
| 114 |
|
|
; Auto RAM Replacement ; On ; On ;
|
| 115 |
|
|
; Auto DSP Block Replacement ; On ; On ;
|
| 116 |
|
|
; Auto Shift Register Replacement ; Auto ; Auto ;
|
| 117 |
|
|
; Auto Clock Enable Replacement ; On ; On ;
|
| 118 |
|
|
; Strict RAM Replacement ; Off ; Off ;
|
| 119 |
|
|
; Allow Synchronous Control Signals ; On ; On ;
|
| 120 |
|
|
; Force Use of Synchronous Clear Signals ; Off ; Off ;
|
| 121 |
|
|
; Auto RAM Block Balancing ; On ; On ;
|
| 122 |
|
|
; Auto RAM to Logic Cell Conversion ; Off ; Off ;
|
| 123 |
|
|
; Auto Resource Sharing ; Off ; Off ;
|
| 124 |
|
|
; Allow Any RAM Size For Recognition ; Off ; Off ;
|
| 125 |
|
|
; Allow Any ROM Size For Recognition ; Off ; Off ;
|
| 126 |
|
|
; Allow Any Shift Register Size For Recognition ; Off ; Off ;
|
| 127 |
|
|
; Use LogicLock Constraints during Resource Balancing ; On ; On ;
|
| 128 |
|
|
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
|
| 129 |
|
|
; Timing-Driven Synthesis ; Off ; Off ;
|
| 130 |
|
|
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
|
| 131 |
|
|
; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
|
| 132 |
|
|
; Synchronization Register Chain Length ; 2 ; 2 ;
|
| 133 |
|
|
; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
|
| 134 |
|
|
; HDL message level ; Level2 ; Level2 ;
|
| 135 |
|
|
; Suppress Register Optimization Related Messages ; Off ; Off ;
|
| 136 |
|
|
; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ;
|
| 137 |
|
|
; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
|
| 138 |
|
|
; Clock MUX Protection ; On ; On ;
|
| 139 |
|
|
; Auto Gated Clock Conversion ; Off ; Off ;
|
| 140 |
|
|
; Block Design Naming ; Auto ; Auto ;
|
| 141 |
|
|
; SDC constraint protection ; Off ; Off ;
|
| 142 |
|
|
; Synthesis Effort ; Auto ; Auto ;
|
| 143 |
|
|
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ;
|
| 144 |
|
|
; Analysis & Synthesis Message Level ; Medium ; Medium ;
|
| 145 |
|
|
; Disable Register Merging Across Hierarchies ; Auto ; Auto ;
|
| 146 |
|
|
; Resource Aware Inference For Block RAM ; On ; On ;
|
| 147 |
|
|
+----------------------------------------------------------------------------+--------------------+--------------------+
|
| 148 |
|
|
|
| 149 |
|
|
|
| 150 |
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 151 |
|
|
; Analysis & Synthesis Source Files Read ;
|
| 152 |
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------+
|
| 153 |
|
|
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
|
| 154 |
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------+
|
| 155 |
|
|
; fibonacci.mif ; yes ; User Memory Initialization File ; C:/Altera/qdesigns/usimplez00/fibonacci.mif ;
|
| 156 |
|
|
; usimplez_cpu.vhd ; yes ; User VHDL File ; C:/Altera/qdesigns/usimplez00/usimplez_cpu.vhd ;
|
| 157 |
|
|
; usimplez_ram.vhd ; yes ; User VHDL File ; C:/Altera/qdesigns/usimplez00/usimplez_ram.vhd ;
|
| 158 |
|
|
; usimplez_top.vhd ; yes ; User VHDL File ; C:/Altera/qdesigns/usimplez00/usimplez_top.vhd ;
|
| 159 |
|
|
; altsyncram.tdf ; yes ; Megafunction ; c:/altera/quartus/libraries/megafunctions/altsyncram.tdf ;
|
| 160 |
|
|
; db/altsyncram_im61.tdf ; yes ; Auto-Generated Megafunction ; C:/Altera/qdesigns/usimplez00/db/altsyncram_im61.tdf ;
|
| 161 |
|
|
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------+
|
| 162 |
|
|
|
| 163 |
|
|
|
| 164 |
|
|
+-------------------------------------------------------+
|
| 165 |
|
|
; Analysis & Synthesis Resource Usage Summary ;
|
| 166 |
|
|
+-----------------------------------------------+-------+
|
| 167 |
|
|
; Resource ; Usage ;
|
| 168 |
|
|
+-----------------------------------------------+-------+
|
| 169 |
|
|
; Estimated ALUTs Used ; 48 ;
|
| 170 |
|
|
; Dedicated logic registers ; 63 ;
|
| 171 |
|
|
; ; ;
|
| 172 |
|
|
; Estimated ALUTs Unavailable ; 1 ;
|
| 173 |
|
|
; ; ;
|
| 174 |
|
|
; Total combinational functions ; 48 ;
|
| 175 |
|
|
; Combinational ALUT usage by number of inputs ; ;
|
| 176 |
|
|
; -- 7 input functions ; 1 ;
|
| 177 |
|
|
; -- 6 input functions ; 6 ;
|
| 178 |
|
|
; -- 5 input functions ; 5 ;
|
| 179 |
|
|
; -- 4 input functions ; 0 ;
|
| 180 |
|
|
; -- <=3 input functions ; 36 ;
|
| 181 |
|
|
; ; ;
|
| 182 |
|
|
; Combinational ALUTs by mode ; ;
|
| 183 |
|
|
; -- normal mode ; 26 ;
|
| 184 |
|
|
; -- extended LUT mode ; 1 ;
|
| 185 |
|
|
; -- arithmetic mode ; 21 ;
|
| 186 |
|
|
; -- shared arithmetic mode ; 0 ;
|
| 187 |
|
|
; ; ;
|
| 188 |
|
|
; Estimated ALUT/register pairs used ; 73 ;
|
| 189 |
|
|
; ; ;
|
| 190 |
|
|
; Total registers ; 63 ;
|
| 191 |
|
|
; -- Dedicated logic registers ; 63 ;
|
| 192 |
|
|
; -- I/O registers ; 0 ;
|
| 193 |
|
|
; ; ;
|
| 194 |
|
|
; Estimated ALMs: partially or completely used ; 37 ;
|
| 195 |
|
|
; ; ;
|
| 196 |
|
|
; I/O pins ; 7 ;
|
| 197 |
|
|
; Total block memory bits ; 6144 ;
|
| 198 |
|
|
; Maximum fan-out node ; clk_i ;
|
| 199 |
|
|
; Maximum fan-out ; 75 ;
|
| 200 |
|
|
; Total fan-out ; 603 ;
|
| 201 |
|
|
; Average fan-out ; 4.64 ;
|
| 202 |
|
|
+-----------------------------------------------+-------+
|
| 203 |
|
|
|
| 204 |
|
|
|
| 205 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 206 |
|
|
; Analysis & Synthesis Resource Utilization by Entity ;
|
| 207 |
|
|
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
|
| 208 |
|
|
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
|
| 209 |
|
|
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
|
| 210 |
|
|
; |usimplez_top ; 48 (0) ; 63 (0) ; 6144 ; 0 ; 0 ; 0 ; 0 ; 7 ; 0 ; |usimplez_top ; work ;
|
| 211 |
|
|
; |usimplez_cpu:cpu| ; 48 (48) ; 63 (63) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |usimplez_top|usimplez_cpu:cpu ; ;
|
| 212 |
|
|
; |usimplez_ram:ram| ; 0 (0) ; 0 (0) ; 6144 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |usimplez_top|usimplez_ram:ram ; work ;
|
| 213 |
|
|
; |altsyncram:ram_rtl_0| ; 0 (0) ; 0 (0) ; 6144 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0 ; ;
|
| 214 |
|
|
; |altsyncram_im61:auto_generated| ; 0 (0) ; 0 (0) ; 6144 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |usimplez_top|usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated ; ;
|
| 215 |
|
|
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
|
| 216 |
|
|
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
| 217 |
|
|
|
| 218 |
|
|
|
| 219 |
|
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 220 |
|
|
; Analysis & Synthesis RAM Summary ;
|
| 221 |
|
|
+---------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
|
| 222 |
|
|
; Name ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF ;
|
| 223 |
|
|
+---------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
|
| 224 |
|
|
; usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512 ; 12 ; -- ; -- ; 6144 ; fibonacci.mif ;
|
| 225 |
|
|
+---------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
|
| 226 |
|
|
|
| 227 |
|
|
|
| 228 |
|
|
Encoding Type: One-Hot
|
| 229 |
|
|
+----------------------------------------------------------------+
|
| 230 |
|
|
; State Machine - |usimplez_top|usimplez_cpu:cpu|estado ;
|
| 231 |
|
|
+------------+------------+------------+------------+------------+
|
| 232 |
|
|
; Name ; estado.Op1 ; estado.Op0 ; estado.In1 ; estado.In0 ;
|
| 233 |
|
|
+------------+------------+------------+------------+------------+
|
| 234 |
|
|
; estado.In0 ; 0 ; 0 ; 0 ; 0 ;
|
| 235 |
|
|
; estado.In1 ; 0 ; 0 ; 1 ; 1 ;
|
| 236 |
|
|
; estado.Op0 ; 0 ; 1 ; 0 ; 1 ;
|
| 237 |
|
|
; estado.Op1 ; 1 ; 0 ; 0 ; 1 ;
|
| 238 |
|
|
+------------+------------+------------+------------+------------+
|
| 239 |
|
|
|
| 240 |
|
|
|
| 241 |
|
|
+------------------------------------------------------+
|
| 242 |
|
|
; General Register Statistics ;
|
| 243 |
|
|
+----------------------------------------------+-------+
|
| 244 |
|
|
; Statistic ; Value ;
|
| 245 |
|
|
+----------------------------------------------+-------+
|
| 246 |
|
|
; Total registers ; 63 ;
|
| 247 |
|
|
; Number of registers using Synchronous Clear ; 47 ;
|
| 248 |
|
|
; Number of registers using Synchronous Load ; 30 ;
|
| 249 |
|
|
; Number of registers using Asynchronous Clear ; 0 ;
|
| 250 |
|
|
; Number of registers using Asynchronous Load ; 0 ;
|
| 251 |
|
|
; Number of registers using Clock Enable ; 58 ;
|
| 252 |
|
|
; Number of registers using Preset ; 0 ;
|
| 253 |
|
|
+----------------------------------------------+-------+
|
| 254 |
|
|
|
| 255 |
|
|
|
| 256 |
|
|
+-----------------------------------------------------------------+
|
| 257 |
|
|
; Registers Packed Into Inferred Megafunctions ;
|
| 258 |
|
|
+--------------------------------+-------------------------+------+
|
| 259 |
|
|
; Register Name ; Megafunction ; Type ;
|
| 260 |
|
|
+--------------------------------+-------------------------+------+
|
| 261 |
|
|
; usimplez_ram:ram|addr_reg_s[8] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 262 |
|
|
; usimplez_ram:ram|addr_reg_s[7] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 263 |
|
|
; usimplez_ram:ram|addr_reg_s[6] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 264 |
|
|
; usimplez_ram:ram|addr_reg_s[5] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 265 |
|
|
; usimplez_ram:ram|addr_reg_s[4] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 266 |
|
|
; usimplez_ram:ram|addr_reg_s[3] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 267 |
|
|
; usimplez_ram:ram|addr_reg_s[2] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 268 |
|
|
; usimplez_ram:ram|addr_reg_s[1] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 269 |
|
|
; usimplez_ram:ram|addr_reg_s[0] ; usimplez_ram:ram|ram~22 ; RAM ;
|
| 270 |
|
|
+--------------------------------+-------------------------+------+
|
| 271 |
|
|
|
| 272 |
|
|
|
| 273 |
|
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 274 |
|
|
; Multiplexer Restructuring Statistics (Restructuring Performed) ;
|
| 275 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
|
| 276 |
|
|
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
|
| 277 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
|
| 278 |
|
|
; 3:1 ; 12 bits ; 24 ALUTs ; 0 ALUTs ; 24 ALUTs ; Yes ; |usimplez_top|usimplez_cpu:cpu|co_reg_s[2] ;
|
| 279 |
|
|
; 4:1 ; 12 bits ; 24 ALUTs ; 0 ALUTs ; 24 ALUTs ; Yes ; |usimplez_top|usimplez_cpu:cpu|data_bus_o[4] ;
|
| 280 |
|
|
; 8:1 ; 9 bits ; 45 ALUTs ; 0 ALUTs ; 45 ALUTs ; Yes ; |usimplez_top|usimplez_cpu:cpu|cp_reg_s[6] ;
|
| 281 |
|
|
; 10:1 ; 9 bits ; 54 ALUTs ; 18 ALUTs ; 36 ALUTs ; Yes ; |usimplez_top|usimplez_cpu:cpu|addr_bus_o[5] ;
|
| 282 |
|
|
; 10:1 ; 12 bits ; 72 ALUTs ; 0 ALUTs ; 72 ALUTs ; Yes ; |usimplez_top|usimplez_cpu:cpu|ac_reg_s[0] ;
|
| 283 |
|
|
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
|
| 284 |
|
|
|
| 285 |
|
|
|
| 286 |
|
|
+---------------------------------------------------------------------------------------------+
|
| 287 |
|
|
; Source assignments for usimplez_ram:ram|altsyncram:ram_rtl_0|altsyncram_im61:auto_generated ;
|
| 288 |
|
|
+---------------------------------+--------------------+------+-------------------------------+
|
| 289 |
|
|
; Assignment ; Value ; From ; To ;
|
| 290 |
|
|
+---------------------------------+--------------------+------+-------------------------------+
|
| 291 |
|
|
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ;
|
| 292 |
|
|
+---------------------------------+--------------------+------+-------------------------------+
|
| 293 |
|
|
|
| 294 |
|
|
|
| 295 |
|
|
+------------------------------------------------------------------------------+
|
| 296 |
|
|
; Parameter Settings for User Entity Instance: Top-level Entity: |usimplez_top ;
|
| 297 |
|
|
+----------------+-------+-----------------------------------------------------+
|
| 298 |
|
|
; Parameter Name ; Value ; Type ;
|
| 299 |
|
|
+----------------+-------+-----------------------------------------------------+
|
| 300 |
|
|
; WIDTH_WORD ; 12 ; Signed Integer ;
|
| 301 |
|
|
; WIDTH_ADDRESS ; 9 ; Signed Integer ;
|
| 302 |
|
|
+----------------+-------+-----------------------------------------------------+
|
| 303 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 304 |
|
|
|
| 305 |
|
|
|
| 306 |
|
|
+---------------------------------------------------------------+
|
| 307 |
|
|
; Parameter Settings for User Entity Instance: usimplez_cpu:cpu ;
|
| 308 |
|
|
+----------------------+-------+--------------------------------+
|
| 309 |
|
|
; Parameter Name ; Value ; Type ;
|
| 310 |
|
|
+----------------------+-------+--------------------------------+
|
| 311 |
|
|
; width_word ; 12 ; Signed Integer ;
|
| 312 |
|
|
; width_operation_code ; 3 ; Signed Integer ;
|
| 313 |
|
|
; width_address ; 9 ; Signed Integer ;
|
| 314 |
|
|
; st ; 000 ; Unsigned Binary ;
|
| 315 |
|
|
; ld ; 001 ; Unsigned Binary ;
|
| 316 |
|
|
; add ; 010 ; Unsigned Binary ;
|
| 317 |
|
|
; br ; 011 ; Unsigned Binary ;
|
| 318 |
|
|
; bz ; 100 ; Unsigned Binary ;
|
| 319 |
|
|
; clr ; 101 ; Unsigned Binary ;
|
| 320 |
|
|
; dec ; 110 ; Unsigned Binary ;
|
| 321 |
|
|
; halt ; 111 ; Unsigned Binary ;
|
| 322 |
|
|
+----------------------+-------+--------------------------------+
|
| 323 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 324 |
|
|
|
| 325 |
|
|
|
| 326 |
|
|
+---------------------------------------------------------------+
|
| 327 |
|
|
; Parameter Settings for User Entity Instance: usimplez_ram:ram ;
|
| 328 |
|
|
+----------------+-------+--------------------------------------+
|
| 329 |
|
|
; Parameter Name ; Value ; Type ;
|
| 330 |
|
|
+----------------+-------+--------------------------------------+
|
| 331 |
|
|
; width_word ; 12 ; Signed Integer ;
|
| 332 |
|
|
; width_address ; 9 ; Signed Integer ;
|
| 333 |
|
|
+----------------+-------+--------------------------------------+
|
| 334 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 335 |
|
|
|
| 336 |
|
|
|
| 337 |
|
|
+----------------------------------------------------------------------------------------+
|
| 338 |
|
|
; Parameter Settings for Inferred Entity Instance: usimplez_ram:ram|altsyncram:ram_rtl_0 ;
|
| 339 |
|
|
+------------------------------------+----------------------+----------------------------+
|
| 340 |
|
|
; Parameter Name ; Value ; Type ;
|
| 341 |
|
|
+------------------------------------+----------------------+----------------------------+
|
| 342 |
|
|
; BYTE_SIZE_BLOCK ; 8 ; Untyped ;
|
| 343 |
|
|
; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
|
| 344 |
|
|
; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
|
| 345 |
|
|
; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
|
| 346 |
|
|
; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
|
| 347 |
|
|
; WIDTH_BYTEENA ; 1 ; Untyped ;
|
| 348 |
|
|
; OPERATION_MODE ; SINGLE_PORT ; Untyped ;
|
| 349 |
|
|
; WIDTH_A ; 12 ; Untyped ;
|
| 350 |
|
|
; WIDTHAD_A ; 9 ; Untyped ;
|
| 351 |
|
|
; NUMWORDS_A ; 512 ; Untyped ;
|
| 352 |
|
|
; OUTDATA_REG_A ; UNREGISTERED ; Untyped ;
|
| 353 |
|
|
; ADDRESS_ACLR_A ; NONE ; Untyped ;
|
| 354 |
|
|
; OUTDATA_ACLR_A ; NONE ; Untyped ;
|
| 355 |
|
|
; WRCONTROL_ACLR_A ; NONE ; Untyped ;
|
| 356 |
|
|
; INDATA_ACLR_A ; NONE ; Untyped ;
|
| 357 |
|
|
; BYTEENA_ACLR_A ; NONE ; Untyped ;
|
| 358 |
|
|
; WIDTH_B ; 1 ; Untyped ;
|
| 359 |
|
|
; WIDTHAD_B ; 1 ; Untyped ;
|
| 360 |
|
|
; NUMWORDS_B ; 1 ; Untyped ;
|
| 361 |
|
|
; INDATA_REG_B ; CLOCK1 ; Untyped ;
|
| 362 |
|
|
; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 363 |
|
|
; RDCONTROL_REG_B ; CLOCK1 ; Untyped ;
|
| 364 |
|
|
; ADDRESS_REG_B ; CLOCK1 ; Untyped ;
|
| 365 |
|
|
; OUTDATA_REG_B ; UNREGISTERED ; Untyped ;
|
| 366 |
|
|
; BYTEENA_REG_B ; CLOCK1 ; Untyped ;
|
| 367 |
|
|
; INDATA_ACLR_B ; NONE ; Untyped ;
|
| 368 |
|
|
; WRCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 369 |
|
|
; ADDRESS_ACLR_B ; NONE ; Untyped ;
|
| 370 |
|
|
; OUTDATA_ACLR_B ; NONE ; Untyped ;
|
| 371 |
|
|
; RDCONTROL_ACLR_B ; NONE ; Untyped ;
|
| 372 |
|
|
; BYTEENA_ACLR_B ; NONE ; Untyped ;
|
| 373 |
|
|
; WIDTH_BYTEENA_A ; 1 ; Untyped ;
|
| 374 |
|
|
; WIDTH_BYTEENA_B ; 1 ; Untyped ;
|
| 375 |
|
|
; RAM_BLOCK_TYPE ; AUTO ; Untyped ;
|
| 376 |
|
|
; BYTE_SIZE ; 8 ; Untyped ;
|
| 377 |
|
|
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ;
|
| 378 |
|
|
; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 379 |
|
|
; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ;
|
| 380 |
|
|
; INIT_FILE ; fibonacci.mif ; Untyped ;
|
| 381 |
|
|
; INIT_FILE_LAYOUT ; PORT_A ; Untyped ;
|
| 382 |
|
|
; MAXIMUM_DEPTH ; 0 ; Untyped ;
|
| 383 |
|
|
; CLOCK_ENABLE_INPUT_A ; NORMAL ; Untyped ;
|
| 384 |
|
|
; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ;
|
| 385 |
|
|
; CLOCK_ENABLE_OUTPUT_A ; NORMAL ; Untyped ;
|
| 386 |
|
|
; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ;
|
| 387 |
|
|
; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ;
|
| 388 |
|
|
; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ;
|
| 389 |
|
|
; ENABLE_ECC ; FALSE ; Untyped ;
|
| 390 |
|
|
; DEVICE_FAMILY ; Stratix II ; Untyped ;
|
| 391 |
|
|
; CBXI_PARAMETER ; altsyncram_im61 ; Untyped ;
|
| 392 |
|
|
+------------------------------------+----------------------+----------------------------+
|
| 393 |
|
|
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
|
| 394 |
|
|
|
| 395 |
|
|
|
| 396 |
|
|
+-----------------------------------------------------------------------------------+
|
| 397 |
|
|
; altsyncram Parameter Settings by Entity Instance ;
|
| 398 |
|
|
+-------------------------------------------+---------------------------------------+
|
| 399 |
|
|
; Name ; Value ;
|
| 400 |
|
|
+-------------------------------------------+---------------------------------------+
|
| 401 |
|
|
; Number of entity instances ; 1 ;
|
| 402 |
|
|
; Entity Instance ; usimplez_ram:ram|altsyncram:ram_rtl_0 ;
|
| 403 |
|
|
; -- OPERATION_MODE ; SINGLE_PORT ;
|
| 404 |
|
|
; -- WIDTH_A ; 12 ;
|
| 405 |
|
|
; -- NUMWORDS_A ; 512 ;
|
| 406 |
|
|
; -- OUTDATA_REG_A ; UNREGISTERED ;
|
| 407 |
|
|
; -- WIDTH_B ; 1 ;
|
| 408 |
|
|
; -- NUMWORDS_B ; 1 ;
|
| 409 |
|
|
; -- ADDRESS_REG_B ; CLOCK1 ;
|
| 410 |
|
|
; -- OUTDATA_REG_B ; UNREGISTERED ;
|
| 411 |
|
|
; -- RAM_BLOCK_TYPE ; AUTO ;
|
| 412 |
|
|
; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ;
|
| 413 |
|
|
+-------------------------------------------+---------------------------------------+
|
| 414 |
|
|
|
| 415 |
|
|
|
| 416 |
|
|
+-------------------------------+
|
| 417 |
|
|
; Analysis & Synthesis Messages ;
|
| 418 |
|
|
+-------------------------------+
|
| 419 |
|
|
Info: *******************************************************************
|
| 420 |
|
|
Info: Running Quartus II Analysis & Synthesis
|
| 421 |
|
|
Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
|
| 422 |
|
|
Info: Processing started: Wed Nov 09 11:45:48 2011
|
| 423 |
|
|
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usimplez -c usimplez_top
|
| 424 |
|
|
Info: Found 2 design units, including 1 entities, in source file usimplez_cpu.vhd
|
| 425 |
|
|
Info: Found design unit 1: usimplez_cpu-fsm
|
| 426 |
|
|
Info: Found entity 1: usimplez_cpu
|
| 427 |
|
|
Info: Found 2 design units, including 1 entities, in source file usimplez_ram.vhd
|
| 428 |
|
|
Info: Found design unit 1: usimplez_ram-rtl
|
| 429 |
|
|
Info: Found entity 1: usimplez_ram
|
| 430 |
|
|
Info: Found 2 design units, including 1 entities, in source file usimplez_top.vhd
|
| 431 |
|
|
Info: Found design unit 1: usimplez_top-str
|
| 432 |
|
|
Info: Found entity 1: usimplez_top
|
| 433 |
|
|
Info: Elaborating entity "usimplez_top" for the top level hierarchy
|
| 434 |
|
|
Info: Elaborating entity "usimplez_cpu" for hierarchy "usimplez_cpu:cpu"
|
| 435 |
|
|
Info: Elaborating entity "usimplez_ram" for hierarchy "usimplez_ram:ram"
|
| 436 |
|
|
Info: Inferred 1 megafunctions from design logic
|
| 437 |
|
|
Info: Inferred altsyncram megafunction from the following design logic: "usimplez_ram:ram|ram~22"
|
| 438 |
|
|
Info: Parameter OPERATION_MODE set to SINGLE_PORT
|
| 439 |
|
|
Info: Parameter WIDTH_A set to 12
|
| 440 |
|
|
Info: Parameter WIDTHAD_A set to 9
|
| 441 |
|
|
Info: Parameter NUMWORDS_A set to 512
|
| 442 |
|
|
Info: Parameter OUTDATA_REG_A set to UNREGISTERED
|
| 443 |
|
|
Info: Parameter ADDRESS_ACLR_A set to NONE
|
| 444 |
|
|
Info: Parameter OUTDATA_ACLR_A set to NONE
|
| 445 |
|
|
Info: Parameter INDATA_ACLR_A set to NONE
|
| 446 |
|
|
Info: Parameter WRCONTROL_ACLR_A set to NONE
|
| 447 |
|
|
Info: Parameter INIT_FILE set to fibonacci.mif
|
| 448 |
|
|
Info: Elaborated megafunction instantiation "usimplez_ram:ram|altsyncram:ram_rtl_0"
|
| 449 |
|
|
Info: Instantiated megafunction "usimplez_ram:ram|altsyncram:ram_rtl_0" with the following parameter:
|
| 450 |
|
|
Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
|
| 451 |
|
|
Info: Parameter "WIDTH_A" = "12"
|
| 452 |
|
|
Info: Parameter "WIDTHAD_A" = "9"
|
| 453 |
|
|
Info: Parameter "NUMWORDS_A" = "512"
|
| 454 |
|
|
Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
|
| 455 |
|
|
Info: Parameter "ADDRESS_ACLR_A" = "NONE"
|
| 456 |
|
|
Info: Parameter "OUTDATA_ACLR_A" = "NONE"
|
| 457 |
|
|
Info: Parameter "INDATA_ACLR_A" = "NONE"
|
| 458 |
|
|
Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
|
| 459 |
|
|
Info: Parameter "INIT_FILE" = "fibonacci.mif"
|
| 460 |
|
|
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_im61.tdf
|
| 461 |
|
|
Info: Found entity 1: altsyncram_im61
|
| 462 |
|
|
Info: Implemented 94 device resources after synthesis - the final resource count might be different
|
| 463 |
|
|
Info: Implemented 2 input pins
|
| 464 |
|
|
Info: Implemented 5 output pins
|
| 465 |
|
|
Info: Implemented 75 logic cells
|
| 466 |
|
|
Info: Implemented 12 RAM segments
|
| 467 |
|
|
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
|
| 468 |
|
|
Info: Peak virtual memory: 194 megabytes
|
| 469 |
|
|
Info: Processing ended: Wed Nov 09 11:45:57 2011
|
| 470 |
|
|
Info: Elapsed time: 00:00:09
|
| 471 |
|
|
Info: Total CPU time (on all processors): 00:00:08
|
| 472 |
|
|
|
| 473 |
|
|
|
