OpenCores
URL https://opencores.org/ocsvn/viterbi_decoder_axi4s/viterbi_decoder_axi4s/trunk

Subversion Repositories viterbi_decoder_axi4s

[/] [viterbi_decoder_axi4s/] [trunk/] [scripts/] [perform_simulation.sh] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 mfehrenz
#!/bin/bash
2
#
3
# Author: Matthias Alles
4
# Date  : 2012/01/05
5
# Short : Create simulation library and run simulation in console mode.
6
#
7
 
8
# Create target library
9
vlib dec_viterbi
10
vmap dec_viterbi ./dec_viterbi
11
 
12
# Compile source files
13
vcom -work dec_viterbi ../packages/pkg_helper.vhd
14
vcom -work dec_viterbi ../packages/pkg_param.vhd
15
vcom -work dec_viterbi ../packages/pkg_param_derived.vhd
16 4 mfehrenz
vcom -work dec_viterbi ../packages/pkg_types.vhd
17 2 mfehrenz
vcom -work dec_viterbi ../packages/pkg_components.vhd
18
vcom -work dec_viterbi ../packages/pkg_trellis.vhd
19
vcom -work dec_viterbi ../src/generic_sp_ram.vhd
20 6 mfehrenz
vcom -work dec_viterbi ../src/axi4s_buffer.vhd
21 2 mfehrenz
vcom -work dec_viterbi ../src/branch_distance.vhd
22
vcom -work dec_viterbi ../src/traceback.vhd
23
vcom -work dec_viterbi ../src/acs.vhd
24
vcom -work dec_viterbi ../src/ram_ctrl.vhd
25
vcom -work dec_viterbi ../src/reorder.vhd
26
vcom -work dec_viterbi ../src/recursion.vhd
27
vcom -work dec_viterbi ../src/dec_viterbi.vhd
28
vcom -work dec_viterbi ../testbench/txt_util.vhd
29
vcom -work dec_viterbi ../testbench/pkg_tb_fileio.vhd
30
vcom -work dec_viterbi ../testbench/tb_dec_viterbi.vhd
31
 
32
# Run simulation
33
vsim dec_viterbi.tb_dec_viterbi -c -do "run -all; exit"
34
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.