OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.5/] [doc/] [README.txt] - Blame information for rev 7

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 wfjm
# $Id: README.txt 318 2010-07-23 18:28:40Z mueller $
2 5 wfjm
 
3
Release notes for w11a
4
 
5
  Table of content:
6
 
7
  1. Documentation
8
  2. Files
9
  3. Change Log
10
 
11
 
12
1. Documentation ----------------------------------------------------------
13
 
14
  More detailed information on installation, build and test can be found
15
  in the doc directory, specifically
16
 
17
    * README.txt: release notes
18
    * INSTALL.txt: installation and building test benches and systems
19
    * w11a_tb_guide.txt: running test benches
20
    * w11a_os_guide.txt: booting operating systems
21 6 wfjm
    * w11a_known_issues.txt: known differences, limitations and issues
22 5 wfjm
 
23
2. Files ------------------------------------------------------------------
24
 
25
   doc                          Documentation
26
   rtl                          VHDL sources
27
   rtl/bplib                    - board and component support libs
28
   rtl/bplib/issi                 - for ISSI parts
29
   rtl/bplib/micron               - for Micron parts
30
   rtl/bplib/nexys2               - for Digilent Nexsy2 board
31
   rtl/bplib/s3board              - for Digilent S3BOARD
32
   rtl/ibus                     - ibus devices (UNIBUS peripherals)
33
   rtl/sys_gen                  - top level designs
34
   rtl/sys_gen/w11a               - top level designs for w11a SoC
35
   rtl/sys_gen/w11a/nexys2          - w11a SoC for Digilent Nexsy2
36
   rtl/sys_gen/w11a/s3board         - w11a SoC for Digilent S3BOARD
37
   rtl/vlib                     - VHDL component libs
38
   rtl/vlib/comlib                - communication
39
   rtl/vlib/genlib                - general
40
   rtl/vlib/memlib                - memory
41
   rtl/vlib/rri                   - remote-register-interface
42
   rtl/vlib/serport               - serial port (UART)
43
   rtl/vlib/simlib                - simulation helper lib
44
   rtl/vlib/xlib                  - Xilinx specific components
45
   rtl/w11a                     - w11a core
46
   tools                        helper programs
47
   tools/bin                    - scripts and binaries
48
 
49
3. Change Log -------------------------------------------------------------
50
 
51 6 wfjm
- trunk (current development snapshot) -----------------------
52
 
53
  indentical to w11a_V0.5
54
 
55
- w11a_V0.5 (2010-07-23) -------------------------------------
56
 
57 5 wfjm
  Initial release with
58
  - w11a CPU core
59
  - basic set of peripherals: kw11l, dl11, lp11, pc11, rk11/rk05
60
  - just for fun: iist (not fully implemented and tested yet)
61
  - two complete system configurations with
62
    - for a Digilent S3BOARD    rtl/sys_gen/w11a/s3board/sys_w11a_s3
63
    - for a Digilent Nexys2     rtl/sys_gen/w11a/nexys2/sys_w11a_n2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.