1 |
17 |
jeaander |
#-----------------------------------------------------------
|
2 |
|
|
# PlanAhead v14.7 (64-bit)
|
3 |
|
|
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
|
4 |
|
|
# Start of session at: Mon Feb 16 11:04:26 2015
|
5 |
|
|
# Process ID: 7396
|
6 |
|
|
# Log file: C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/planAhead_run_1/planAhead.log
|
7 |
|
|
# Journal file: C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/planAhead_run_1/planAhead.jou
|
8 |
|
|
#-----------------------------------------------------------
|
9 |
|
|
INFO: [Common 17-78] Attempting to get a license: PlanAhead
|
10 |
|
|
INFO: [Common 17-290] Got license for PlanAhead
|
11 |
|
|
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
|
12 |
|
|
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
|
13 |
|
|
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
|
14 |
|
|
start_gui
|
15 |
|
|
source C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/pa.fromNetlist.tcl
|
16 |
|
|
# create_project -name wiegand_tx_top -dir "C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/planAhead_run_1" -part xc3s700anfgg484-4
|
17 |
|
|
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
|
18 |
|
|
# set_property edif_top_file "C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/wiegand_tx_top.ngc" [ get_property srcset [ current_run ] ]
|
19 |
|
|
# add_files -norecurse { {C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top} }
|
20 |
|
|
# set_param project.pinAheadLayout yes
|
21 |
|
|
# set_property target_constrs_file "wiegand_tx_top.ucf" [current_fileset -constrset]
|
22 |
|
|
Adding file 'C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/wiegand_tx_top.ucf' to fileset 'constrs_1'
|
23 |
|
|
# add_files [list {wiegand_tx_top.ucf}] -fileset [get_property constrset [current_run]]
|
24 |
|
|
# link_design
|
25 |
|
|
Design is defaulting to srcset: sources_1
|
26 |
|
|
Design is defaulting to constrset: constrs_1
|
27 |
|
|
Design is defaulting to project part: xc3s700anfgg484-4
|
28 |
|
|
Release 14.7 - ngc2edif P.20131013 (nt64)
|
29 |
|
|
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
|
30 |
|
|
Reading design wiegand_tx_top.ngc ...
|
31 |
|
|
WARNING:NetListWriters:298 - No output is written to wiegand_tx_top.xncf,
|
32 |
|
|
ignored.
|
33 |
|
|
Processing design ...
|
34 |
|
|
Preping design's networks ...
|
35 |
|
|
Preping design's macros ...
|
36 |
|
|
finished :Prep
|
37 |
|
|
Writing EDIF netlist file wiegand_tx_top.edif ...
|
38 |
|
|
ngc2edif: Total memory usage is 80076 kilobytes
|
39 |
|
|
|
40 |
|
|
Parsing EDIF File [./planAhead_run_1/wiegand_tx_top.data/cache/wiegand_tx_top_ngc_zx.edif]
|
41 |
|
|
Finished Parsing EDIF File [./planAhead_run_1/wiegand_tx_top.data/cache/wiegand_tx_top_ngc_zx.edif]
|
42 |
|
|
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
|
43 |
|
|
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
|
44 |
|
|
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
|
45 |
|
|
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
|
46 |
|
|
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
|
47 |
|
|
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
|
48 |
|
|
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
|
49 |
|
|
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
|
50 |
|
|
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
|
51 |
|
|
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
|
52 |
|
|
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
|
53 |
|
|
Parsing UCF File [C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/wiegand_tx_top.ucf]
|
54 |
|
|
Finished Parsing UCF File [C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top/wiegand_tx_top.ucf]
|
55 |
|
|
INFO: [Project 1-111] Unisim Transformation Summary:
|
56 |
|
|
No Unisim elements were transformed.
|
57 |
|
|
|
58 |
|
|
Phase 0 | Netlist Checksum: 35859b22
|
59 |
|
|
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 565.117 ; gain = 144.438
|
60 |
|
|
startgroup
|
61 |
|
|
set_property package_pin A2 [get_ports one_o]
|
62 |
|
|
endgroup
|
63 |
|
|
startgroup
|
64 |
|
|
set_property package_pin A3 [get_ports zero_o]
|
65 |
|
|
endgroup
|
66 |
|
|
save_constraints
|
67 |
|
|
exit
|
68 |
|
|
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
|
69 |
|
|
HTclEvent: SIGNAL_BUS_MODIFY Classes: ui.views.aR
|
70 |
|
|
HTclEvent: DEBUG_CORE_CONFIG_CHANGE Classes: ui.views.aR
|
71 |
|
|
HTclEvent: DEBUG_PORT_CONFIG_CHANGE Classes: ui.views.aR
|
72 |
|
|
HTclEvent: SIGNAL_MODIFY Classes: ui.views.aR
|
73 |
|
|
(See C:/Users/jeffA/Desktop/rtl/wiegand/trunk/syn/xilinx/wiegand_tx/ise/wiegand_tx_top\planAhead_pid7396.debug)
|
74 |
|
|
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
|
75 |
|
|
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 16 11:05:25 2015...
|
76 |
|
|
INFO: [Common 17-83] Releasing license: PlanAhead
|