OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [coregen/] [DP_RAM_XILINX_512/] [simulation/] [functional/] [vcs_session.tcl] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
#--------------------------------------------------------------------------------
11
#--
12
#--  BMG core Demo Testbench 
13
#--
14
#--------------------------------------------------------------------------------
15
# (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
16
# 
17
# This file contains confidential and proprietary information
18
# of Xilinx, Inc. and is protected under U.S. and
19
# international copyright and other intellectual property
20
# laws.
21
# 
22
# DISCLAIMER
23
# This disclaimer is not a license and does not grant any
24
# rights to the materials distributed herewith. Except as
25
# otherwise provided in a valid license issued to you by
26
# Xilinx, and to the maximum extent permitted by applicable
27
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
28
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
29
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
30
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
31
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
32
# (2) Xilinx shall not be liable (whether in contract or tort,
33
# including negligence, or under any other theory of
34
# liability) for any loss or damage of any kind or nature
35
# related to, arising under or in connection with these
36
# materials, including for any direct, or any indirect,
37
# special, incidental, or consequential loss or damage
38
# (including loss of data, profits, goodwill, or any type of
39
# loss or damage suffered as a result of any action brought
40
# by a third party) even if such damage or loss was
41
# reasonably foreseeable or Xilinx had been advised of the
42
# possibility of the same.
43
# 
44
# CRITICAL APPLICATIONS
45
# Xilinx products are not designed or intended to be fail-
46
# safe, or for use in any application requiring fail-safe
47
# performance, such as life-support or safety devices or
48
# systems, Class III medical devices, nuclear facilities,
49
# applications related to the deployment of airbags, or any
50
# other applications that could lead to death, personal
51
# injury, or severe property or environmental damage
52
# (individually and collectively, "Critical
53
# Applications"). Customer assumes the sole risk and
54
# liability of any use of Xilinx products in Critical
55
# Applications, subject only to applicable laws and
56
# regulations governing limitations on product liability.
57
# 
58
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
59
# PART OF THIS FILE AT ALL TIMES.
60
# Filename: vcs_session.tcl
61
#
62
# Description:
63
#   This is the VCS wave form file.
64
#
65
#--------------------------------------------------------------------------------
66
if { ![gui_is_db_opened -db {bmg_vcs.vpd}] } {
67
        gui_open_db -design V1 -file bmg_vcs.vpd -nosource
68
}
69
gui_set_precision 1ps
70
gui_set_time_units 1ps
71
 
72
gui_open_window Wave
73
gui_sg_create DP_RAM_XILINX_512_Group
74
gui_list_add_group -id Wave.1 {DP_RAM_XILINX_512_Group}
75
 
76
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/status
77
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/CLKA
78
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ADDRA
79
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/DINA
80
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/WEA
81
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/CLKB
82
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ADDRB
83
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/ENB
84
      gui_sg_addsignal -group DP_RAM_XILINX_512_Group  /DP_RAM_XILINX_512_tb/DP_RAM_XILINX_512_synth_inst/bmg_port/DOUTB
85
 
86
gui_zoom -window Wave.1 -full

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.