Subversion Repositories xmatchpro

rem Clean up the results directory

rmdir /S /Q results

mkdir results

rem Synthesize the VHDL Wrapper Files

echo 'Synthesizing example design with XST';

xst -ifn xst.scr

copy DP_RAM_XILINX_256_exdes.ngc .\results\

rem Copy the netlist generated by Coregen

echo 'Copying files from the netlist directory to the results directory'

copy ..\..\DP_RAM_XILINX_256.ngc results\

rem  Copy the constraints files generated by Coregen

echo 'Copying files from constraints directory to results directory'

copy ..\example_design\DP_RAM_XILINX_256_exdes.ucf results\

cd results

echo 'Running ngdbuild'

ngdbuild -p xc7vx485t-ffg1761-2 DP_RAM_XILINX_256_exdes

echo 'Running map'

map DP_RAM_XILINX_256_exdes -o mapped.ncd  -pr i

echo 'Running par'

par mapped.ncd routed.ncd

echo 'Running trce'

trce -e 10 routed.ncd mapped.pcf -o routed

echo 'Running design through bitgen'

bitgen -w routed -g UnconstrainedPins:Allow

echo 'Running netgen to create gate level VHDL model'

netgen -ofmt vhdl -sim -tm DP_RAM_XILINX_256_exdes -pcf mapped.pcf -w routed.ncd routed.vhd