OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [ipcore_dir/] [DP_RAM_XILINX_MASK/] [implement/] [implement.sh] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
#!/bin/sh
11
 
12
# Clean up the results directory
13
rm -rf results
14
mkdir results
15
 
16
#Synthesize the Wrapper Files
17
 
18
echo 'Synthesizing example design with XST';
19
xst -ifn xst.scr
20
cp DP_RAM_XILINX_MASK_exdes.ngc ./results/
21
 
22
 
23
# Copy the netlist generated by Coregen
24
echo 'Copying files from the netlist directory to the results directory'
25
cp ../../DP_RAM_XILINX_MASK.ngc results/
26
 
27
#  Copy the constraints files generated by Coregen
28
echo 'Copying files from constraints directory to results directory'
29
cp ../example_design/DP_RAM_XILINX_MASK_exdes.ucf results/
30
 
31
cd results
32
 
33
echo 'Running ngdbuild'
34
ngdbuild -p xc7vx485t-ffg1761-2 DP_RAM_XILINX_MASK_exdes
35
 
36
echo 'Running map'
37
map DP_RAM_XILINX_MASK_exdes -o mapped.ncd -pr i
38
 
39
echo 'Running par'
40
par mapped.ncd routed.ncd
41
 
42
echo 'Running trce'
43
trce -e 10 routed.ncd mapped.pcf -o routed
44
 
45
echo 'Running design through bitgen'
46
bitgen -w routed -g UnconstrainedPins:Allow
47
 
48
echo 'Running netgen to create gate level VHDL model'
49
netgen -ofmt vhdl -sim -tm DP_RAM_XILINX_MASK_exdes -pcf mapped.pcf -w routed.ncd routed.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.