OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [ipcore_dir/] [fifo_32x512/] [implement/] [implement.sh] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
#!/bin/sh
2
# (c) Copyright 2009 - 2010 Xilinx, Inc. All rights reserved.
3
#
4
# This file contains confidential and proprietary information
5
# of Xilinx, Inc. and is protected under U.S. and
6
# international copyright and other intellectual property
7
# laws.
8
#
9
# DISCLAIMER
10
# This disclaimer is not a license and does not grant any
11
# rights to the materials distributed herewith. Except as
12
# otherwise provided in a valid license issued to you by
13
# Xilinx, and to the maximum extent permitted by applicable
14
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
15
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
16
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
17
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
18
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
19
# (2) Xilinx shall not be liable (whether in contract or tort,
20
# including negligence, or under any other theory of
21
# liability) for any loss or damage of any kind or nature
22
# related to, arising under or in connection with these
23
# materials, including for any direct, or any indirect,
24
# special, incidental, or consequential loss or damage
25
# (including loss of data, profits, goodwill, or any type of
26
# loss or damage suffered as a result of any action brought
27
# by a third party) even if such damage or loss was
28
# reasonably foreseeable or Xilinx had been advised of the
29
# possibility of the same.
30
#
31
# CRITICAL APPLICATIONS
32
# Xilinx products are not designed or intended to be fail-
33
# safe, or for use in any application requiring fail-safe
34
# performance, such as life-support or safety devices or
35
# systems, Class III medical devices, nuclear facilities,
36
# applications related to the deployment of airbags, or any
37
# other applications that could lead to death, personal
38
# injury, or severe property or environmental damage
39
# (individually and collectively, "Critical
40
# Applications"). Customer assumes the sole risk and
41
# liability of any use of Xilinx products in Critical
42
# Applications, subject only to applicable laws and
43
# regulations governing limitations on product liability.
44
#
45
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
46
# PART OF THIS FILE AT ALL TIMES.
47
 
48
# Clean up the results directory
49
rm -rf results
50
mkdir results
51
 
52
#Synthesize the Wrapper Files
53
 
54
echo 'Synthesizing example design with XST';
55
xst -ifn xst.scr
56
cp fifo_32x512_exdes.ngc ./results/
57
 
58
 
59
# Copy the netlist generated by Coregen
60
echo 'Copying files from the netlist directory to the results directory'
61
cp ../../fifo_32x512.ngc results/
62
 
63
#  Copy the constraints files generated by Coregen
64
echo 'Copying files from constraints directory to results directory'
65
cp ../example_design/fifo_32x512_exdes.ucf results/
66
 
67
cd results
68
 
69
echo 'Running ngdbuild'
70
 
71
ngdbuild -p xc7vx485t-ffg1761-2 -sd ../../../ fifo_32x512_exdes
72
 
73
echo 'Running map'
74
map fifo_32x512_exdes -o mapped.ncd
75
 
76
echo 'Running par'
77
par mapped.ncd routed.ncd
78
 
79
echo 'Running trce'
80
trce -e 10 routed.ncd mapped.pcf -o routed
81
 
82
echo 'Running design through bitgen'
83
bitgen -w routed -g UnconstrainedPins:Allow
84
 
85
echo 'Running netgen to create gate level VHDL model'
86
netgen -ofmt vhdl -sim -tm fifo_32x512_exdes -pcf mapped.pcf -w routed.ncd routed.vhd
87
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.