OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_0151638016_1181938964.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/PIPELINE_R4.vhd";
25
 
26
 
27
 
28
static void work_a_0151638016_1181938964_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    unsigned char t3;
33
    char *t4;
34
    char *t5;
35
    char *t6;
36
    char *t7;
37
    char *t8;
38
 
39
LAB0:    xsi_set_current_line(94, ng0);
40
 
41
LAB3:    t1 = (t0 + 1032U);
42
    t2 = *((char **)t1);
43
    t3 = *((unsigned char *)t2);
44
    t1 = (t0 + 4824);
45
    t4 = (t1 + 56U);
46
    t5 = *((char **)t4);
47
    t6 = (t5 + 56U);
48
    t7 = *((char **)t6);
49
    *((unsigned char *)t7) = t3;
50
    xsi_driver_first_trans_fast_port(t1);
51
 
52
LAB2:    t8 = (t0 + 4696);
53
    *((int *)t8) = 1;
54
 
55
LAB1:    return;
56
LAB4:    goto LAB2;
57
 
58
}
59
 
60
static void work_a_0151638016_1181938964_p_1(char *t0)
61
{
62
    char *t1;
63
    char *t2;
64
    char *t3;
65
    char *t4;
66
    char *t5;
67
    char *t6;
68
    char *t7;
69
 
70
LAB0:    xsi_set_current_line(95, ng0);
71
 
72
LAB3:    t1 = (t0 + 1192U);
73
    t2 = *((char **)t1);
74
    t1 = (t0 + 4888);
75
    t3 = (t1 + 56U);
76
    t4 = *((char **)t3);
77
    t5 = (t4 + 56U);
78
    t6 = *((char **)t5);
79
    memcpy(t6, t2, 35U);
80
    xsi_driver_first_trans_fast_port(t1);
81
 
82
LAB2:    t7 = (t0 + 4712);
83
    *((int *)t7) = 1;
84
 
85
LAB1:    return;
86
LAB4:    goto LAB2;
87
 
88
}
89
 
90
static void work_a_0151638016_1181938964_p_2(char *t0)
91
{
92
    char *t1;
93
    char *t2;
94
    unsigned char t3;
95
    char *t4;
96
    char *t5;
97
    char *t6;
98
    char *t7;
99
    char *t8;
100
 
101
LAB0:    xsi_set_current_line(96, ng0);
102
 
103
LAB3:    t1 = (t0 + 1512U);
104
    t2 = *((char **)t1);
105
    t3 = *((unsigned char *)t2);
106
    t1 = (t0 + 4952);
107
    t4 = (t1 + 56U);
108
    t5 = *((char **)t4);
109
    t6 = (t5 + 56U);
110
    t7 = *((char **)t6);
111
    *((unsigned char *)t7) = t3;
112
    xsi_driver_first_trans_fast_port(t1);
113
 
114
LAB2:    t8 = (t0 + 4728);
115
    *((int *)t8) = 1;
116
 
117
LAB1:    return;
118
LAB4:    goto LAB2;
119
 
120
}
121
 
122
static void work_a_0151638016_1181938964_p_3(char *t0)
123
{
124
    char *t1;
125
    char *t2;
126
    char *t3;
127
    char *t4;
128
    char *t5;
129
    char *t6;
130
    char *t7;
131
 
132
LAB0:    xsi_set_current_line(97, ng0);
133
 
134
LAB3:    t1 = (t0 + 1352U);
135
    t2 = *((char **)t1);
136
    t1 = (t0 + 5016);
137
    t3 = (t1 + 56U);
138
    t4 = *((char **)t3);
139
    t5 = (t4 + 56U);
140
    t6 = *((char **)t5);
141
    memcpy(t6, t2, 6U);
142
    xsi_driver_first_trans_fast_port(t1);
143
 
144
LAB2:    t7 = (t0 + 4744);
145
    *((int *)t7) = 1;
146
 
147
LAB1:    return;
148
LAB4:    goto LAB2;
149
 
150
}
151
 
152
 
153
extern void work_a_0151638016_1181938964_init()
154
{
155
        static char *pe[] = {(void *)work_a_0151638016_1181938964_p_0,(void *)work_a_0151638016_1181938964_p_1,(void *)work_a_0151638016_1181938964_p_2,(void *)work_a_0151638016_1181938964_p_3};
156
        xsi_register_didat("work_a_0151638016_1181938964", "isim/testbench_isim_beh.exe.sim/work/a_0151638016_1181938964.didat");
157
        xsi_register_executes(pe);
158
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.