OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_0515342765_2808840082.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/mc_mux_3d.vhd";
25
 
26
 
27
 
28
static void work_a_0515342765_2808840082_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    unsigned char t3;
33
    unsigned char t4;
34
    char *t5;
35
    char *t6;
36
    char *t7;
37
    char *t8;
38
    char *t9;
39
 
40
LAB0:    xsi_set_current_line(61, ng0);
41
    t1 = (t0 + 1192U);
42
    t2 = *((char **)t1);
43
    t3 = *((unsigned char *)t2);
44
    t4 = (t3 == (unsigned char)0);
45
    if (t4 != 0)
46
        goto LAB2;
47
 
48
LAB4:    xsi_set_current_line(64, ng0);
49
    t1 = (t0 + 4669);
50
    t5 = (t0 + 2912);
51
    t6 = (t5 + 56U);
52
    t7 = *((char **)t6);
53
    t8 = (t7 + 56U);
54
    t9 = *((char **)t8);
55
    memcpy(t9, t1, 16U);
56
    xsi_driver_first_trans_fast_port(t5);
57
 
58
LAB3:    t1 = (t0 + 2832);
59
    *((int *)t1) = 1;
60
 
61
LAB1:    return;
62
LAB2:    xsi_set_current_line(62, ng0);
63
    t1 = (t0 + 1032U);
64
    t5 = *((char **)t1);
65
    t1 = (t0 + 2912);
66
    t6 = (t1 + 56U);
67
    t7 = *((char **)t6);
68
    t8 = (t7 + 56U);
69
    t9 = *((char **)t8);
70
    memcpy(t9, t5, 16U);
71
    xsi_driver_first_trans_fast_port(t1);
72
    goto LAB3;
73
 
74
}
75
 
76
 
77
extern void work_a_0515342765_2808840082_init()
78
{
79
        static char *pe[] = {(void *)work_a_0515342765_2808840082_p_0};
80
        xsi_register_didat("work_a_0515342765_2808840082", "isim/testbench_isim_beh.exe.sim/work/a_0515342765_2808840082.didat");
81
        xsi_register_executes(pe);
82
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.