OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_0570010877_1181938964.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/RLI_coding_logic.vhd";
25
 
26
 
27
 
28
static void work_a_0570010877_1181938964_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    unsigned char t3;
33
    char *t4;
34
    char *t5;
35
    char *t6;
36
    char *t7;
37
    char *t8;
38
 
39
LAB0:    xsi_set_current_line(166, ng0);
40
 
41
LAB3:    t1 = (t0 + 4552U);
42
    t2 = *((char **)t1);
43
    t3 = *((unsigned char *)t2);
44
    t1 = (t0 + 6112);
45
    t4 = (t1 + 56U);
46
    t5 = *((char **)t4);
47
    t6 = (t5 + 56U);
48
    t7 = *((char **)t6);
49
    *((unsigned char *)t7) = t3;
50
    xsi_driver_first_trans_fast_port(t1);
51
 
52
LAB2:    t8 = (t0 + 6032);
53
    *((int *)t8) = 1;
54
 
55
LAB1:    return;
56
LAB4:    goto LAB2;
57
 
58
}
59
 
60
 
61
extern void work_a_0570010877_1181938964_init()
62
{
63
        static char *pe[] = {(void *)work_a_0570010877_1181938964_p_0};
64
        xsi_register_didat("work_a_0570010877_1181938964", "isim/testbench_isim_beh.exe.sim/work/a_0570010877_1181938964.didat");
65
        xsi_register_executes(pe);
66
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.