OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_1653408217_1177631651.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/latch133.vhd";
25
 
26
 
27
 
28
static void work_a_1653408217_1177631651_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    unsigned char t3;
33
    unsigned char t4;
34
    char *t5;
35
    char *t6;
36
    char *t7;
37
    char *t8;
38
    char *t9;
39
    char *t10;
40
    unsigned char t11;
41
    unsigned char t12;
42
    unsigned char t13;
43
    unsigned char t14;
44
    char *t15;
45
    char *t16;
46
 
47
LAB0:    xsi_set_current_line(60, ng0);
48
    t1 = (t0 + 1192U);
49
    t2 = *((char **)t1);
50
    t3 = *((unsigned char *)t2);
51
    t4 = (t3 == (unsigned char)0);
52
    if (t4 != 0)
53
        goto LAB2;
54
 
55
LAB4:    t1 = (t0 + 1472U);
56
    t4 = xsi_signal_has_event(t1);
57
    if (t4 == 1)
58
        goto LAB7;
59
 
60
LAB8:    t3 = (unsigned char)0;
61
 
62
LAB9:    if (t3 != 0)
63
        goto LAB5;
64
 
65
LAB6:
66
LAB3:    t1 = (t0 + 3152);
67
    *((int *)t1) = 1;
68
 
69
LAB1:    return;
70
LAB2:    xsi_set_current_line(61, ng0);
71
    t1 = (t0 + 5252);
72
    t6 = (t0 + 3232);
73
    t7 = (t6 + 56U);
74
    t8 = *((char **)t7);
75
    t9 = (t8 + 56U);
76
    t10 = *((char **)t9);
77
    memcpy(t10, t1, 133U);
78
    xsi_driver_first_trans_fast_port(t6);
79
    goto LAB3;
80
 
81
LAB5:    xsi_set_current_line(63, ng0);
82
    t2 = (t0 + 1352U);
83
    t6 = *((char **)t2);
84
    t13 = *((unsigned char *)t6);
85
    t14 = (t13 == (unsigned char)0);
86
    if (t14 != 0)
87
        goto LAB10;
88
 
89
LAB12:    xsi_set_current_line(66, ng0);
90
    t1 = (t0 + 1032U);
91
    t2 = *((char **)t1);
92
    t1 = (t0 + 3232);
93
    t5 = (t1 + 56U);
94
    t6 = *((char **)t5);
95
    t7 = (t6 + 56U);
96
    t8 = *((char **)t7);
97
    memcpy(t8, t2, 133U);
98
    xsi_driver_first_trans_fast_port(t1);
99
 
100
LAB11:    goto LAB3;
101
 
102
LAB7:    t2 = (t0 + 1512U);
103
    t5 = *((char **)t2);
104
    t11 = *((unsigned char *)t5);
105
    t12 = (t11 == (unsigned char)1);
106
    t3 = t12;
107
    goto LAB9;
108
 
109
LAB10:    xsi_set_current_line(64, ng0);
110
    t2 = (t0 + 5385);
111
    t8 = (t0 + 3232);
112
    t9 = (t8 + 56U);
113
    t10 = *((char **)t9);
114
    t15 = (t10 + 56U);
115
    t16 = *((char **)t15);
116
    memcpy(t16, t2, 133U);
117
    xsi_driver_first_trans_fast_port(t8);
118
    goto LAB11;
119
 
120
}
121
 
122
 
123
extern void work_a_1653408217_1177631651_init()
124
{
125
        static char *pe[] = {(void *)work_a_1653408217_1177631651_p_0};
126
        xsi_register_didat("work_a_1653408217_1177631651", "isim/testbench_isim_beh.exe.sim/work/a_1653408217_1177631651.didat");
127
        xsi_register_executes(pe);
128
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.