OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [target/] [Xilinx/] [1k/] [system.ucf] - Blame information for rev 41

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 lcdsgmtr
NET "CLOCK" LOC = L15;
2 4 lcdsgmtr
NET "reset" LOC = T15;
3
 
4
NET "led_out[0]" LOC = U18;
5
NET "led_out[1]" LOC = M14;
6
NET "led_out[2]" LOC = N14;
7
NET "led_out[3]" LOC = L14;
8
NET "led_out[4]" LOC = M13;
9
NET "led_out[5]" LOC = D4;
10
NET "led_out[6]" LOC = P16;
11
NET "led_out[7]" LOC = N12;
12
NET "pushb_in[0]" LOC = N4;
13
NET "pushb_in[1]" LOC = F5;
14
NET "pushb_in[2]" LOC = F6;
15
NET "pushb_in[3]" LOC = P4;
16
NET "pushb_in[4]" LOC = P3;
17
NET "switch_in[0]" LOC = A10;
18
NET "switch_in[1]" LOC = D14;
19
NET "switch_in[2]" LOC = C14;
20
NET "switch_in[3]" LOC = P15;
21
NET "switch_in[4]" LOC = P12;
22
NET "switch_in[5]" LOC = R5;
23
NET "switch_in[6]" LOC = T5;
24
NET "switch_in[7]" LOC = E4;
25
#Created by Constraints Editor (xc6slx45-csg324-2) - 2014/12/21
26
NET "clock" TNM_NET = "clock";
27
TIMESPEC TS_clock = PERIOD "clock" 10 ns HIGH 50 %;
28
INST "pushb_in[0]" TNM = "Simple_IO";
29
INST "pushb_in[1]" TNM = "Simple_IO";
30
INST "pushb_in[2]" TNM = "Simple_IO";
31
INST "pushb_in[3]" TNM = "Simple_IO";
32
INST "pushb_in[4]" TNM = "Simple_IO";
33
INST "switch_in[0]" TNM = "Simple_IO";
34
INST "switch_in[1]" TNM = "Simple_IO";
35
INST "switch_in[2]" TNM = "Simple_IO";
36
INST "switch_in[3]" TNM = "Simple_IO";
37
INST "switch_in[4]" TNM = "Simple_IO";
38
INST "switch_in[5]" TNM = "Simple_IO";
39
INST "switch_in[6]" TNM = "Simple_IO";
40
INST "switch_in[7]" TNM = "Simple_IO";
41
#Created by Constraints Editor (xc6slx45-csg324-2) - 2014/12/21
42
TIMEGRP "Simple_IO" OFFSET = IN 100 ns VALID 100 ns BEFORE "clock" RISING;
43
INST "led_out[0]" TNM = "Simple_output";
44
INST "led_out[1]" TNM = "Simple_output";
45
INST "led_out[2]" TNM = "Simple_output";
46
INST "led_out[3]" TNM = "Simple_output";
47
INST "led_out[4]" TNM = "Simple_output";
48
INST "led_out[5]" TNM = "Simple_output";
49
INST "led_out[6]" TNM = "Simple_output";
50
INST "led_out[7]" TNM = "Simple_output";
51
TIMEGRP "Simple_output" OFFSET = OUT 100 ns AFTER "clock";
52 13 lcdsgmtr
#Created by Constraints Editor (xc6slx45-csg324-2) - 2014/12/21
53 4 lcdsgmtr
INST "CTRL1/OPERATION_0" TNM = "TS_datapath";
54
INST "CTRL1/OPERATION_1" TNM = "TS_datapath";
55
INST "CTRL1/OPERATION_2" TNM = "TS_datapath";
56
INST "CTRL1/OPERATION_3" TNM = "TS_datapath";
57
INST "CTRL1/REG_ADDR_A_0" TNM = "TS_datapath";
58
INST "CTRL1/REG_ADDR_A_1" TNM = "TS_datapath";
59
INST "CTRL1/REG_ADDR_A_2" TNM = "TS_datapath";
60
INST "CTRL1/REG_ADDR_A_3" TNM = "TS_datapath";
61
INST "CTRL1/REG_ADDR_B_0" TNM = "TS_datapath";
62
INST "CTRL1/REG_ADDR_B_1" TNM = "TS_datapath";
63
INST "CTRL1/REG_ADDR_B_2" TNM = "TS_datapath";
64
INST "CTRL1/REG_ADDR_B_3" TNM = "TS_datapath";
65
INST "MEM1/Mram_mem1" TNM = "TS_ram";
66 13 lcdsgmtr
#Created by Constraints Editor (xc6slx45-csg324-2) - 2014/12/21
67 4 lcdsgmtr
TIMESPEC TS_reset = FROM "Time_RST" TO "TS_ram" TIG ;
68 13 lcdsgmtr
#Created by Constraints Editor (xc6slx45-csg324-2) - 2014/12/21
69 4 lcdsgmtr
INST "PC/Q_0" TNM = "Time_PC";
70
INST "PC/Q_1" TNM = "Time_PC";
71
INST "PC/Q_2" TNM = "Time_PC";
72
INST "PC/Q_3" TNM = "Time_PC";
73
INST "PC/Q_4" TNM = "Time_PC";
74
INST "PC/Q_5" TNM = "Time_PC";
75
INST "PC/Q_6" TNM = "Time_PC";
76
INST "PC/Q_7" TNM = "Time_PC";
77
INST "PC/Q_8" TNM = "Time_PC";
78
INST "PC/Q_9" TNM = "Time_PC";
79
INST "PC/Q_10" TNM = "Time_PC";
80
INST "PC/Q_11" TNM = "Time_PC";
81
INST "PC/Q_12" TNM = "Time_PC";
82
INST "PC/Q_13" TNM = "Time_PC";
83
INST "PC/Q_14" TNM = "Time_PC";
84
TIMESPEC TS_PC_TIG = FROM "Time_RST" TO "Time_PC" TIG ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.