URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
29 |
lcdsgmtr |
|
| 2 |
|
|
|
| 3 |
|
|
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
|
| 8 |
|
|
|
| 9 |
|
|
2
|
| 10 |
|
|
/clock_gen - Behavioral |home|jurgen|Projects|xucpu|src|system|clock.vhdl
|
| 11 |
|
|
/memory - Structural |home|jurgen|Projects|xucpu|src|components|BRAM|RAM.vhdl
|
| 12 |
|
|
/mux32to1 - Behavioral |home|jurgen|Projects|xucpu|src|components|multiplexer|MUX.vhdl
|
| 13 |
|
|
/summation - Behavioral |home|jurgen|Projects|xucpu|src|components|ALU|summation.vhdl
|
| 14 |
|
|
/system - Structural |home|jurgen|Projects|xucpu|src|system|system_4k.vhdl
|
| 15 |
|
|
/system - Structural |home|jurgen|Projects|xucpu|src|system|system_mem_32k.vhdl
|
| 16 |
|
|
|
| 17 |
|
|
|
| 18 |
|
|
system - Structural (/home/jurgen/Projects/xucpu/src/system/system_4k.vhdl)
|
| 19 |
|
|
|
| 20 |
|
|
0
|
| 21 |
|
|
0
|
| 22 |
|
|
000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000294000000020000000000000000000000000200000064ffffffff000000810000000300000002000002940000000100000003000000000000000100000003
|
| 23 |
|
|
false
|
| 24 |
|
|
system - Structural (/home/jurgen/Projects/xucpu/src/system/system_4k.vhdl)
|
| 25 |
|
|
|
| 26 |
|
|
|
| 27 |
|
|
|
| 28 |
|
|
1
|
| 29 |
|
|
Configure Target Device
|
| 30 |
|
|
Design Utilities
|
| 31 |
|
|
Implement Design/Map
|
| 32 |
|
|
Implement Design/Place & Route/Back-annotate Pin Locations
|
| 33 |
|
|
Implement Design/Place & Route/Generate IBIS Model
|
| 34 |
|
|
Implement Design/Translate
|
| 35 |
|
|
User Constraints
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
Analyze Post-Place & Route Static Timing
|
| 39 |
|
|
|
| 40 |
|
|
13
|
| 41 |
|
|
0
|
| 42 |
|
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000001c8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c80000000100000000
|
| 43 |
|
|
false
|
| 44 |
|
|
Analyze Post-Place & Route Static Timing
|
| 45 |
|
|
|
| 46 |
|
|
|
| 47 |
|
|
|
| 48 |
|
|
1
|
| 49 |
|
|
|
| 50 |
|
|
|
| 51 |
|
|
2
|
| 52 |
|
|
0
|
| 53 |
|
|
000000ff000000000000000100000000000000000100000000000000000000000000000000000003e1000000040101000100000000000000000000000064ffffffff0000008100000000000000040000021b0000000100000000000000d00000000100000000000000840000000100000000000000720000000100000000
|
| 54 |
|
|
false
|
| 55 |
|
|
/home/jurgen/Projects/xucpu/src/components/ALU/alu2.vhdl
|
| 56 |
|
|
|
| 57 |
|
|
|
| 58 |
|
|
|
| 59 |
|
|
1
|
| 60 |
|
|
work
|
| 61 |
|
|
|
| 62 |
|
|
|
| 63 |
|
|
0
|
| 64 |
|
|
0
|
| 65 |
|
|
000000ff000000000000000100000000000000000100000000000000000000000000000000000001d8000000010001000100000000000000000000000064ffffffff000000810000000000000001000001d80000000100000000
|
| 66 |
|
|
false
|
| 67 |
|
|
work
|
| 68 |
|
|
|
| 69 |
|
|
000000ff0000000000000002000001490000012001000000060100000002
|
| 70 |
|
|
Implementation
|
| 71 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.