OpenCores
URL https://opencores.org/ocsvn/y80e/y80e/trunk

Subversion Repositories y80e

[/] [y80e/] [trunk/] [rtl/] [version.v] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 bsa
/*******************************************************************************************/
2
/**                                                                                       **/
3
/** COPYRIGHT (C) 2010, SYSTEMYDE INTERNATIONAL CORPORATION, ALL RIGHTS RESERVED          **/
4
/**                                                                                       **/
5
/** version definition file                                          Rev  0.0  03/28/2010 **/
6
/**                                                                                       **/
7
/*******************************************************************************************/
8
 
9
/*******************************************************************************************/
10
/*                                                                                         */
11
/* SELECT ONLY ONE OPTION PER GROUP!  default is first option                              */
12
/*                                                                                         */
13
/*******************************************************************************************/
14
 
15
/*******************************************************************************************/
16
/*                                                                                         */
17 4 bsa
/* enable/disable refresh register emulation (if enabled then breaks testbench)            */
18
/*                                                                                         */
19
/*******************************************************************************************/
20
// `define RREG_EMU                                         /* enable emulation            */
21
 
22
/*******************************************************************************************/
23
/*                                                                                         */
24 2 bsa
/* select CPU or MPU                                                                       */
25
/*                                                                                         */
26
/*******************************************************************************************/
27
// `define Y90_CPU                                         /* stand-alone cpu only         */
28
// `define Y90_MPU                                         /* integrated version           */
29
`define Y90_180                                         /* clone version                */
30
 
31
/*******************************************************************************************/
32
/*                                                                                         */
33
/* select the operation of the H flag for the CCF instruction                              */
34
/*                                                                                         */
35
/*******************************************************************************************/
36
`define Z80_CCF                                         /* z80 CCF operation            */
37
// `define Z180_CCF                                        /* z180 CCF operation           */
38
 
39
/*******************************************************************************************/
40
/*                                                                                         */
41
/* select the implementation of the MLT instruction                                        */
42
/*                                                                                         */
43
/*******************************************************************************************/
44
`define MUL_NORM                                        /* parallel multiplier          */
45
// `define MUL_FAST                                        /* serial multiplier            */
46
 
47
/*******************************************************************************************/
48
/*                                                                                         */
49
/* select the value reported in the System Status Block for dreq_bus (Y90 MPU Only)        */
50
/*                                                                                         */
51
/*******************************************************************************************/
52
`define DREQ_LOG                                        /* log dreq timeouts            */
53
// `define DREQ_ACC                                        /* count dreq timeouts          */
54
 
55
/*******************************************************************************************/
56
/*                                                                                         */
57
/* select the value reported in the System Status Block for wait_req (Y90 MPU Only)        */
58
/*                                                                                         */
59
/*******************************************************************************************/
60
`define WAIT_LOG                                        /* log wait timeouts            */
61
// `define WAIT_ACC                                        /* count wait timeouts          */
62
 
63
 
64
 
65
 
66
 
67
 
68
 
69
 
70
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.