OpenCores
URL https://opencores.org/ocsvn/sARM7TM/sARM7TM/trunk

Subversion Repositories sARM7TM

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 16 to Rev 17
    Reverse comparison

Rev 16 → Rev 17

/branches/avendor/ARM_Core.zip Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream
branches/avendor/ARM_Core.zip Property changes : Deleted: svn:mime-type ## -1 +0,0 ## -application/octet-stream \ No newline at end of property Index: tags/arelease/ARM_Description.txt =================================================================== --- tags/arelease/ARM_Description.txt (revision 16) +++ tags/arelease/ARM_Description.txt (nonexistent) @@ -1,10 +0,0 @@ -This is very crude variant of ARM core. ARM7TM was used as a prototype for this model. Definitely there are a lot of bugs and holes in it and some features are not implemented for the moment. -Features that are not implemented currently: -1. Thumb decoder is not implemented (but will be implemented). -2. No coprocessor interface. -3. Memory interface for the moment indicates non-sequential transactions only. - -If you find any bug in this core don't hesitate to contact me. - -Notes: -12.02.2003 - The multiplier had been changed but wasn't tested deeply. Index: tags/arelease/ARM_Core.zip =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: tags/arelease/ARM_Core.zip =================================================================== --- tags/arelease/ARM_Core.zip (revision 16) +++ tags/arelease/ARM_Core.zip (nonexistent)
tags/arelease/ARM_Core.zip Property changes : Deleted: svn:mime-type ## -1 +0,0 ## -application/octet-stream \ No newline at end of property Index: trunk/ARM_Core.zip =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: trunk/ARM_Core.zip =================================================================== --- trunk/ARM_Core.zip (revision 16) +++ trunk/ARM_Core.zip (nonexistent)
trunk/ARM_Core.zip Property changes : Deleted: svn:mime-type ## -1 +0,0 ## -application/octet-stream \ No newline at end of property Index: trunk/ARM_Description.txt =================================================================== --- trunk/ARM_Description.txt (revision 16) +++ trunk/ARM_Description.txt (nonexistent) @@ -1,10 +0,0 @@ -This is very crude variant of ARM core. ARM7TM was used as a prototype for this model. Definitely there are a lot of bugs and holes in it and some features are not implemented for the moment. -Features that are not implemented currently: -1. Thumb decoder is not implemented (but will be implemented). -2. No coprocessor interface. -3. Memory interface for the moment indicates non-sequential transactions only. - -If you find any bug in this core don't hesitate to contact me. - -Notes: -12.02.2003 - The multiplier had been changed but wasn't tested deeply. Index: sARM7TM/trunk/ARM_Core.zip =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: sARM7TM/trunk/ARM_Core.zip =================================================================== --- sARM7TM/trunk/ARM_Core.zip (nonexistent) +++ sARM7TM/trunk/ARM_Core.zip (revision 17)
sARM7TM/trunk/ARM_Core.zip Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: sARM7TM/trunk/ARM_Description.txt =================================================================== --- sARM7TM/trunk/ARM_Description.txt (nonexistent) +++ sARM7TM/trunk/ARM_Description.txt (revision 17) @@ -0,0 +1,10 @@ +This is very crude variant of ARM core. ARM7TM was used as a prototype for this model. Definitely there are a lot of bugs and holes in it and some features are not implemented for the moment. +Features that are not implemented currently: +1. Thumb decoder is not implemented (but will be implemented). +2. No coprocessor interface. +3. Memory interface for the moment indicates non-sequential transactions only. + +If you find any bug in this core don't hesitate to contact me. + +Notes: +12.02.2003 - The multiplier had been changed but wasn't tested deeply. Index: sARM7TM/trunk =================================================================== --- sARM7TM/trunk (nonexistent) +++ sARM7TM/trunk (revision 17)
sARM7TM/trunk Property changes : Added: svn:mergeinfo ## -0,0 +0,0 ## Index: sARM7TM/web_uploads =================================================================== --- sARM7TM/web_uploads (nonexistent) +++ sARM7TM/web_uploads (revision 17)
sARM7TM/web_uploads Property changes : Added: svn:mergeinfo ## -0,0 +0,0 ## Index: sARM7TM/branches/avendor/ARM_Core.zip =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: sARM7TM/branches/avendor/ARM_Core.zip =================================================================== --- sARM7TM/branches/avendor/ARM_Core.zip (nonexistent) +++ sARM7TM/branches/avendor/ARM_Core.zip (revision 17)
sARM7TM/branches/avendor/ARM_Core.zip Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: sARM7TM/branches/avendor/ARM_Description.txt =================================================================== --- sARM7TM/branches/avendor/ARM_Description.txt (nonexistent) +++ sARM7TM/branches/avendor/ARM_Description.txt (revision 17) @@ -0,0 +1,10 @@ +This is very crude variant of ARM core. ARM7TM was used as a prototype for this model. Definitely there are a lot of bugs and holes in it and some features are not implemented for the moment. +Features that are not implemented currently: +1. Thumb decoder is not implemented (but will be implemented). +2. No coprocessor interface. +3. Memory interface for the moment indicates non-sequential transactions only. + +If you find any bug in this core don't hesitate to contact me. + +Notes: +12.02.2003 - The multiplier had been changed but wasn't tested deeply. Index: sARM7TM/branches =================================================================== --- sARM7TM/branches (nonexistent) +++ sARM7TM/branches (revision 17)
sARM7TM/branches Property changes : Added: svn:mergeinfo ## -0,0 +0,0 ## Index: sARM7TM/tags/arelease/ARM_Core.zip =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: sARM7TM/tags/arelease/ARM_Core.zip =================================================================== --- sARM7TM/tags/arelease/ARM_Core.zip (nonexistent) +++ sARM7TM/tags/arelease/ARM_Core.zip (revision 17)
sARM7TM/tags/arelease/ARM_Core.zip Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: sARM7TM/tags/arelease/ARM_Description.txt =================================================================== --- sARM7TM/tags/arelease/ARM_Description.txt (nonexistent) +++ sARM7TM/tags/arelease/ARM_Description.txt (revision 17) @@ -0,0 +1,10 @@ +This is very crude variant of ARM core. ARM7TM was used as a prototype for this model. Definitely there are a lot of bugs and holes in it and some features are not implemented for the moment. +Features that are not implemented currently: +1. Thumb decoder is not implemented (but will be implemented). +2. No coprocessor interface. +3. Memory interface for the moment indicates non-sequential transactions only. + +If you find any bug in this core don't hesitate to contact me. + +Notes: +12.02.2003 - The multiplier had been changed but wasn't tested deeply. Index: sARM7TM/tags =================================================================== --- sARM7TM/tags (nonexistent) +++ sARM7TM/tags (revision 17)
sARM7TM/tags Property changes : Added: svn:mergeinfo ## -0,0 +0,0 ##

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.