OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 180 to Rev 181
    Reverse comparison

Rev 180 → Rev 181

/trunk/rtl/verilog/oc8051_memory_interface.v
44,6 → 44,9
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.12 2003/07/01 20:47:39 simont
// add /* synopsys xx_case */ to case statments.
//
// Revision 1.11 2003/06/20 13:35:10 simont
// simualtion `ifdef added
//
1160,4 → 1163,22
inc_pc_r <= #1 inc_pc;
end
 
`ifdef OC8051_SIMULATION
 
initial
begin
wait (!rst)
if (ea_rom_sel) begin
$display(" ");
$display("\t Program running from internal rom !");
$display(" ");
end else begin
$display(" ");
$display("\t Program running from external rom !");
$display(" ");
end
end
`endif
 
endmodule
/trunk/rtl/verilog/oc8051_top.v
44,6 → 44,9
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.32 2003/06/20 13:36:37 simont
// ram modules added.
//
// Revision 1.31 2003/06/17 14:17:22 simont
// BIST signals added.
//
478,6 → 481,18
`else
assign ea_int = 1'b0;
assign idat_onchip = 32'h0;
`ifdef OC8051_SIMULATION
 
initial
begin
$display("\t * ");
$display("\t * Internal rom disabled!!!");
$display("\t * ");
end
 
`endif
 
`endif
 
//
704,14 → 719,20
 
 
`ifdef OC8051_SIMULATION
initial
$display(" Instruction cache enabled");
`ifdef OC8051_SIMULATION
 
initial
begin
#1
$display("\t * ");
$display("\t * External rom interface: cache");
$display("\t * ");
end
 
`endif
`endif
 
 
 
//
// no cache
//
737,12 → 758,17
.ack_i(wbi_ack_i),
.cyc_o(wbi_cyc_o));
 
`ifdef OC8051_SIMULATION
initial
$display(" Wishbone instruction interface enabled");
`ifdef OC8051_SIMULATION
 
initial
begin
#1
$display("\t * ");
$display("\t * External rom interface: WB interface");
$display("\t * ");
end
 
`endif
`endif
 
`else
 
752,13 → 778,19
assign iack_i = wbi_ack_i ;
assign wbi_cyc_o = 1'b1 ;
 
`ifdef OC8051_SIMULATION
initial
$display(" Pipelined instruction interface enabled");
`ifdef OC8051_SIMULATION
 
`endif
initial
begin
#1
$display("\t * ");
$display("\t * External rom interface: Pipelined interface");
$display("\t * ");
end
 
`endif
 
 
`endif
 
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.