OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /oms8051mini
    from Rev 4 to Rev 5
    Reverse comparison

Rev 4 → Rev 5

/trunk/verif/glog/irun/complie.log
0,0 → 1,93
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:36:23 IST
irun
-64bit
-sv
-elaborate
+access+rcw
+nospecify
+define+SFLASH_SDPUP
-V93
-define S75
-f filelist_top.f
+libext+.v
+incdir+$OMS8051_PROJ/verif/tb
+incdir+$OMS8051_PROJ/verif/lib
+incdir+$OMS8051_PROJ/verif/testcase
+incdir+$OMS8051_PROJ/verif/defs
-f filelist_tb.f
+incdir+../defs
+incdir+../../rtl/defs
+incdir+../../rtl/8051
+incdir+../agents/spi
+incdir+../agents/spi/st_m25p20a
+incdir+../lib
+incdir+../testcase
+incdir+../tb
-v ../../rtl/lib/registers.v
-v ../../rtl/lib/stat_counter.v
-v ../../rtl/lib/toggle_sync.v
-v ../../rtl/lib/double_sync_low.v
-v ../../rtl/lib/async_fifo.v
./time_scale.v
../tb/tb_top.v
../../verif/agents/uart/uart_agent.v
../../verif/agents/spi/atmel/AT45DBXXX_v2.0.3.v
../../verif/agents/spi/st_m25p20a/acdc_check.v
../../verif/agents/spi/st_m25p20a/internal_logic.v
../../verif/agents/spi/st_m25p20a/memory_access.v
../../verif/agents/spi/st_m25p20a/M25P20.v
../../verif/model/oc8051_xram.v
../../verif/model/oc8051_xrom.v
-f filelist_rtl.f
+incdir+../defs
+incdir+../../rtl/defs
+incdir+../../rtl/8051
+incdir+../lib
-v ../../rtl/lib/registers.v
-v ../../rtl/lib/stat_counter.v
-v ../../rtl/lib/toggle_sync.v
-v ../../rtl/lib/double_sync_low.v
-v ../../rtl/lib/async_fifo.v
../../rtl/core/digital_core.v
../../rtl/lib/async_fifo.v
../../rtl/lib/g_dpath_ctrl.v
../../rtl/spi/spi_core.v
../../rtl/spi/spi_ctl.v
../../rtl/spi/spi_if.v
../../rtl/spi/spi_cfg.v
../../rtl/uart/uart_rxfsm.v
../../rtl/uart/uart_txfsm.v
../../rtl/uart/uart_core.v
../../rtl/uart/uart_cfg.v
../../rtl/clkgen/clkgen.v
../../rtl/lib/clk_ctl.v
../../rtl/lib/wb_crossbar.v
../../rtl/lib/wb_rd_mem2mem.v
../../rtl/lib/wb_wr_mem2mem.v
../../rtl/8051/oc8051_top.v
../../rtl/8051/oc8051_rom.v
../../rtl/8051/oc8051_alu_src_sel.v
../../rtl/8051/oc8051_alu.v
../../rtl/8051/oc8051_decoder.v
../../rtl/8051/oc8051_divide.v
../../rtl/8051/oc8051_multiply.v
../../rtl/8051/oc8051_memory_interface.v
../../rtl/8051/oc8051_ram_top.v
../../rtl/8051/oc8051_acc.v
../../rtl/8051/oc8051_comp.v
../../rtl/8051/oc8051_sp.v
../../rtl/8051/oc8051_dptr.v
../../rtl/8051/oc8051_cy_select.v
../../rtl/8051/oc8051_psw.v
../../rtl/8051/oc8051_indi_addr.v
../../rtl/8051/oc8051_ports.v
../../rtl/8051/oc8051_b_register.v
../../rtl/8051/oc8051_uart.v
../../rtl/8051/oc8051_int.v
../../rtl/8051/oc8051_tc.v
../../rtl/8051/oc8051_tc2.v
../../rtl/8051/oc8051_sfr.v
../../rtl/8051/oc8051_ram_256x8_two_bist.v
-l ../log/complie.log
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:36:28 IST (total: 00:00:05)
/trunk/verif/glog/irun/int_cast.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:37:17 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 65
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 29636 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:21 IST (total: 00:00:04)
/trunk/verif/glog/irun/int_divmul.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:37:04 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 64
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 46076 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:08 IST (total: 00:00:04)
/trunk/verif/glog/irun/int_fib.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:36:59 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 01
i : 51
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 62316 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:03 IST (total: 00:00:04)
/trunk/verif/glog/irun/int_gcd.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:37:13 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 64
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 33876 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:17 IST (total: 00:00:04)
/trunk/verif/glog/irun/int_sort.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:37:08 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 01
i : 1f
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 184536 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:13 IST (total: 00:00:05)
/trunk/verif/glog/irun/int_xram.log
0,0 → 1,38
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:37:22 IST
irun
-64bit
-R
+access+rcw
+DUMP
+INTERNAL_ROM
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+INTERNAL_ROM
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 64
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
################################
TEST STATUS : PASSED
################################
Simulation complete via $finish(1) at time 4248096 NS + 0
../tb/tb_top.v:371 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:37:50 IST (total: 00:00:28)
/trunk/verif/glog/irun/spi_test_1.log
0,0 → 1,1208
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:36:38 IST
irun
-64bit
-R
+access+rcw
+DUMP
+spi_test_1
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+spi_test_1
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 64
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
############################################
Testing ST Flash Read/Write Access
############################################
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 06000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020240
Config-Write: Id: 2 Addr = 0004, Cfg. Data = d8000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0201
6775000 : tb_top.spi_sector_errase : Sending Sector Errase for Address : 000000
NOTE : Sector erase cycle has begun
ncsim: *W,TRNEGDEL: negative delay encountered, using delay of zero.
File: ../agents/spi/st_m25p20a/internal_logic.v, line = 1121, pos = 10
Scope: tb_top.i_m25p20_0.spi_decoder
Time: 27335 NS + 9
 
NOTE : Sector erase cycle is finished
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 00000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 06000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020240
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 02000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 00010203
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 00010203
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 04050607
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 04050607
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 08090a0b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 08090a0b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 0c0d0e0f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 0c0d0e0f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 10111213
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 10111213
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 14151617
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 14151617
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 18191a1b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 18191a1b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 1c1d1e1f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 1c1d1e1f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 20212223
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 20212223
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 24252627
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 24252627
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 28292a2b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 28292a2b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 2c2d2e2f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 2c2d2e2f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 30313233
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 30313233
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 34353637
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 34353637
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 38393a3b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 38393a3b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 3c3d3e3f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 3c3d3e3f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 40414243
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 40414243
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 44454647
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 44454647
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 48494a4b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 48494a4b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 4c4d4e4f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 4c4d4e4f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 50515253
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 50515253
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 54555657
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 54555657
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 58595a5b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 58595a5b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 5c5d5e5f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 5c5d5e5f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 60616263
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 60616263
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 64656667
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 64656667
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 68696a6b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 68696a6b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 6c6d6e6f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 6c6d6e6f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 70717273
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 70717273
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 74757677
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 74757677
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 78797a7b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 78797a7b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 7c7d7e7f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 7c7d7e7f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 80818283
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 80818283
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 84858687
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 84858687
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 88898a8b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 88898a8b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 8c8d8e8f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 8c8d8e8f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 90919293
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 90919293
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 94959697
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 94959697
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 98999a9b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 98999a9b
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 9c9d9e9f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : 9c9d9e9f
Config-Write: Id: 2 Addr = 0004, Cfg. Data = a0a1a2a3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : a0a1a2a3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = a4a5a6a7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : a4a5a6a7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = a8a9aaab
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : a8a9aaab
Config-Write: Id: 2 Addr = 0004, Cfg. Data = acadaeaf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : acadaeaf
Config-Write: Id: 2 Addr = 0004, Cfg. Data = b0b1b2b3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : b0b1b2b3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = b4b5b6b7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : b4b5b6b7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = b8b9babb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : b8b9babb
Config-Write: Id: 2 Addr = 0004, Cfg. Data = bcbdbebf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : bcbdbebf
Config-Write: Id: 2 Addr = 0004, Cfg. Data = c0c1c2c3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : c0c1c2c3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = c4c5c6c7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : c4c5c6c7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = c8c9cacb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : c8c9cacb
Config-Write: Id: 2 Addr = 0004, Cfg. Data = cccdcecf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : cccdcecf
Config-Write: Id: 2 Addr = 0004, Cfg. Data = d0d1d2d3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : d0d1d2d3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = d4d5d6d7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : d4d5d6d7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = d8d9dadb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : d8d9dadb
Config-Write: Id: 2 Addr = 0004, Cfg. Data = dcdddedf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : dcdddedf
Config-Write: Id: 2 Addr = 0004, Cfg. Data = e0e1e2e3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : e0e1e2e3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = e4e5e6e7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : e4e5e6e7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = e8e9eaeb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : e8e9eaeb
Config-Write: Id: 2 Addr = 0004, Cfg. Data = ecedeeef
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : ecedeeef
Config-Write: Id: 2 Addr = 0004, Cfg. Data = f0f1f2f3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : f0f1f2f3
Config-Write: Id: 2 Addr = 0004, Cfg. Data = f4f5f6f7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : f4f5f6f7
Config-Write: Id: 2 Addr = 0004, Cfg. Data = f8f9fafb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
tb_top.spi_page_write : Writing Data : f8f9fafb
Config-Write: Id: 2 Addr = 0004, Cfg. Data = fcfdfeff
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0201
NOTE : Page program cycle is started
tb_top.spi_page_write : Writing Data : fcfdfeff
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 0(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 1000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 2000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 3000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
NOTE : Only a Read Status Register instruction will be valid
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 4000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 03000000
NOTE : Page program cycle is finished
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 05000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80020200
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 80220240
Total time Elapsed: 5000(us): tb_top.spi_wait_busy : Checking the SPI RDStatus : 00000000
Config-Write: Id: 2 Addr = 0004, Cfg. Data = 03000000
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 801a0200
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 00010203
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 04050607
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 08090a0b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 0c0d0e0f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 10111213
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 14151617
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 18191a1b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 1c1d1e1f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 20212223
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 24252627
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 28292a2b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 2c2d2e2f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 30313233
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 34353637
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 38393a3b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 3c3d3e3f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 40414243
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 44454647
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 48494a4b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 4c4d4e4f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 50515253
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 54555657
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 58595a5b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 5c5d5e5f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 60616263
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 64656667
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 68696a6b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 6c6d6e6f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 70717273
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 74757677
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 78797a7b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 7c7d7e7f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 80818283
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 84858687
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 88898a8b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 8c8d8e8f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 90919293
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 94959697
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 98999a9b
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : 9c9d9e9f
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : a0a1a2a3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : a4a5a6a7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : a8a9aaab
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : acadaeaf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : b0b1b2b3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : b4b5b6b7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : b8b9babb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : bcbdbebf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : c0c1c2c3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : c4c5c6c7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : c8c9cacb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : cccdcecf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : d0d1d2d3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : d4d5d6d7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : d8d9dadb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : dcdddedf
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : e0e1e2e3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : e4e5e6e7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : e8e9eaeb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : ecedeeef
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : f0f1f2f3
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : f4f5f6f7
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : f8f9fafb
Config-Write: Id: 2 Addr = 0000, Cfg. Data = 803a0200
tb_top.spi_page_read_verify : STATUS : Data Matched : fcfdfeff
#############################
Test Statistic
TEST STATUS : PASSED
#############################
 
-------------------------------------------------
Test Status
warnings: 0, errors: 0
 
-------------------------------------------------
Test Status
warnings: 0, errors: 0
 
=========
Test Status: TEST PASSED
=========
 
Simulation complete via $finish(1) at time 7941756 NS + 0
../lib/tb_glbl.v:70 #1 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:36:59 IST (total: 00:00:21)
/trunk/verif/glog/irun/uart_test_1.log
0,0 → 1,307
irun(64): 11.10-s021: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL: irun(64) 11.10-s021: Started on Nov 27, 2016 at 19:36:28 IST
irun
-64bit
-R
+access+rcw
+DUMP
+uart_test_1
-l ../log/run.log
 
User defined plus("+") options:
+DUMP
+uart_test_1
 
Loading snapshot worklib.tb_top:v .................... Done
ncsim> source /tools/INCISIV111/tools/inca/files/ncsimrc
ncsim> run
i : 02
i : 00
i : 08
i : 12
i : 00
i : 64
i : 80
i : fe
i : 75
i : 81
NOTE : Load memory with Initial delivery content
NOTE : Initial Load End
--> Dumpping the design
NOTE: COMMUNICATION (RE)STARTED
Config-Write: Id: 3 Addr = 0000, Cfg. Data = 00000017
 
... Writing char 24 ...
... Write data 24 to UART done cnt : 1 ...
 
 
... Writing char 81 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 24
... Read Data from UART done cnt : 1...
... Write data 81 to UART done cnt : 2 ...
 
 
... Writing char 09 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 81
... Read Data from UART done cnt : 2...
... Write data 09 to UART done cnt : 3 ...
 
 
... Writing char 63 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 09
... Read Data from UART done cnt : 3...
... Write data 63 to UART done cnt : 4 ...
 
 
... Writing char 0d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 63
... Read Data from UART done cnt : 4...
... Write data 0d to UART done cnt : 5 ...
 
 
... Writing char 8d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 0d
... Read Data from UART done cnt : 5...
... Write data 8d to UART done cnt : 6 ...
 
 
... Writing char 65 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 8d
... Read Data from UART done cnt : 6...
... Write data 65 to UART done cnt : 7 ...
 
 
... Writing char 12 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 65
... Read Data from UART done cnt : 7...
... Write data 12 to UART done cnt : 8 ...
 
 
... Writing char 01 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 12
... Read Data from UART done cnt : 8...
... Write data 01 to UART done cnt : 9 ...
 
 
... Writing char 0d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 01
... Read Data from UART done cnt : 9...
... Write data 0d to UART done cnt : 10 ...
 
 
... Writing char 76 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 0d
... Read Data from UART done cnt : 10...
... Write data 76 to UART done cnt : 11 ...
 
 
... Writing char 3d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 76
... Read Data from UART done cnt : 11...
... Write data 3d to UART done cnt : 12 ...
 
 
... Writing char ed ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 3d
... Read Data from UART done cnt : 12...
... Write data ed to UART done cnt : 13 ...
 
 
... Writing char 8c ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match ed
... Read Data from UART done cnt : 13...
... Write data 8c to UART done cnt : 14 ...
 
 
... Writing char f9 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 8c
... Read Data from UART done cnt : 14...
... Write data f9 to UART done cnt : 15 ...
 
 
... Writing char c6 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match f9
... Read Data from UART done cnt : 15...
... Write data c6 to UART done cnt : 16 ...
 
 
... Writing char c5 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match c6
... Read Data from UART done cnt : 16...
... Write data c5 to UART done cnt : 17 ...
 
 
... Writing char aa ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match c5
... Read Data from UART done cnt : 17...
... Write data aa to UART done cnt : 18 ...
 
 
... Writing char e5 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match aa
... Read Data from UART done cnt : 18...
... Write data e5 to UART done cnt : 19 ...
 
 
... Writing char 77 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match e5
... Read Data from UART done cnt : 19...
... Write data 77 to UART done cnt : 20 ...
 
 
... Writing char 12 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 77
... Read Data from UART done cnt : 20...
... Write data 12 to UART done cnt : 21 ...
 
 
... Writing char 8f ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 12
... Read Data from UART done cnt : 21...
... Write data 8f to UART done cnt : 22 ...
 
 
... Writing char f2 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 8f
... Read Data from UART done cnt : 22...
... Write data f2 to UART done cnt : 23 ...
 
 
... Writing char ce ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match f2
... Read Data from UART done cnt : 23...
... Write data ce to UART done cnt : 24 ...
 
 
... Writing char e8 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match ce
... Read Data from UART done cnt : 24...
... Write data e8 to UART done cnt : 25 ...
 
 
... Writing char c5 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match e8
... Read Data from UART done cnt : 25...
... Write data c5 to UART done cnt : 26 ...
 
 
... Writing char 5c ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match c5
... Read Data from UART done cnt : 26...
... Write data 5c to UART done cnt : 27 ...
 
 
... Writing char bd ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 5c
... Read Data from UART done cnt : 27...
... Write data bd to UART done cnt : 28 ...
 
 
... Writing char 2d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match bd
... Read Data from UART done cnt : 28...
... Write data 2d to UART done cnt : 29 ...
 
 
... Writing char 65 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 2d
... Read Data from UART done cnt : 29...
... Write data 65 to UART done cnt : 30 ...
 
 
... Writing char 63 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 65
... Read Data from UART done cnt : 30...
... Write data 63 to UART done cnt : 31 ...
 
 
... Writing char 0a ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 63
... Read Data from UART done cnt : 31...
... Write data 0a to UART done cnt : 32 ...
 
 
... Writing char 80 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 0a
... Read Data from UART done cnt : 32...
... Write data 80 to UART done cnt : 33 ...
 
 
... Writing char 20 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 80
... Read Data from UART done cnt : 33...
... Write data 20 to UART done cnt : 34 ...
 
 
... Writing char aa ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 20
... Read Data from UART done cnt : 34...
... Write data aa to UART done cnt : 35 ...
 
 
... Writing char 9d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match aa
... Read Data from UART done cnt : 35...
... Write data 9d to UART done cnt : 36 ...
 
 
... Writing char 96 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 9d
... Read Data from UART done cnt : 36...
... Write data 96 to UART done cnt : 37 ...
 
 
... Writing char 13 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 96
... Read Data from UART done cnt : 37...
... Write data 13 to UART done cnt : 38 ...
 
 
... Writing char 0d ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 13
... Read Data from UART done cnt : 38...
... Write data 0d to UART done cnt : 39 ...
 
 
... Writing char 53 ...
(tb_top.tb_uart.read_char_chk.loop_2) Data match 0d
... Read Data from UART done cnt : 39...
... Write data 53 to UART done cnt : 40 ...
 
(tb_top.tb_uart.read_char_chk.loop_2) Data match 53
... Read Data from UART done cnt : 40...
-------------------- Reporting Configuration --------------------
Data bit number setting is : 8
Stop bit number setting is : 1
Divisor of Uart clock is : 3
Parity is enable
Even parity setting
FIFO mode is disable
-----------------------------------------------------------------
-------------------- Reporting Status --------------------
 
Number of character received is : 40
Number of character sent is : 40
Number of parity error rxd is : 0
Number of stop1 error rxd is : 0
Number of stop2 error rxd is : 0
Number of timeout error is : 0
Number of error is : 0
-----------------------------------------------------------------
 
-------------------------------------------------
Test Status
warnings: 0, errors: 0
 
-------------------------------------------------
Test Status
warnings: 0, errors: 0
 
=========
Test Status: TEST PASSED
=========
 
Simulation complete via $finish(1) at time 157871 NS + 0
../lib/tb_glbl.v:70 #1 $finish;
ncsim> exit
TOOL: irun(64) 11.10-s021: Exiting on Nov 27, 2016 at 19:36:38 IST (total: 00:00:10)
trunk/verif/run/run_vlog Property changes : Deleted: svn:executable ## -1 +0,0 ## -* \ No newline at end of property Index: trunk/verif/run/run_irun =================================================================== --- trunk/verif/run/run_irun (nonexistent) +++ trunk/verif/run/run_irun (revision 5) @@ -0,0 +1,138 @@ +#!/bin/csh -f +# +# test all programs w +# + + +set COV = "0" +set failedm = 0; +set failedi = 0; +set failedx = 0; +set all_testsm = 0; +set all_testsi = 0; +set all_testsx = 0; + +set misc_tests=(uart_test_1 spi_test_1) +set risc_int_tests=(fib divmul sort gcd cast xram) + + +echo " Compiling with cadence tools - irun " + +if (${COV} == 0) then + set VERILOG = "irun -64bit -sv -elaborate +access+rcw +nospecify +define+SFLASH_SDPUP -V93 -define S75" + set ELAB = "irun -64bit -R +access+rcw" + echo " Compiling with IES without coverage" + else + set VERILOG = "irun -64bit -sv -elaborate +access+rcw +define+SFLASH_SDPUP +nospecify -V93 -define S75 -covfile cov_options.ccf -covoverwrite" + set ELAB = "irun -64bit -R +access+rcw -covfile cov_options.ccf -covoverwrite" + echo " Compiling with IES with coverage" + + endif + + +$VERILOG -f filelist_top.f -l ../log/complie.log + + +if ($status != 0) then + echo "#### Compile : FAILED" + echo "" + cat ../log/complie.log + exit +else + echo "#### Compile : PASSED" +endif + + +echo "" +echo "###########################################" +echo " Runing test programs " +echo "###########################################" + +set i = 0; + echo "###########################################" +foreach misc_test ($misc_tests) + @ i += 1; + #echo "" + #echo "### Running test ${i}: ${misc_test}" + + $ELAB +DUMP +${misc_test} -l ../log/run.log + if ($status != 0) then + cat ../log/run.log + exit + else if (`tail -100 ../log/run.log | grep PASSED` == "") then + echo "### test ${i}: ${misc_test} --> FAILED" + @ failedm += 1; + @ all_testsm += 1; + else + echo "### test ${i}: ${misc_test} --> PASSED" + @ all_testsm += 1; + endif + + mv ../log/run.log ../log/${misc_test}.log + + +end + echo "###########################################" + +echo "" +echo "" +echo "###########################################" +echo "### tesing 8051 programs from internal rom" +echo "###########################################" + +set i = 0; + echo "###########################################" +foreach risc_int_test ($risc_int_tests) + @ i += 1; + #echo "" + + \cp ../testcase/dat/${risc_int_test}.dat ./dat/oc8051_xrom.in + $ELAB +DUMP +INTERNAL_ROM -l ../log/run.log + if ($status != 0) then + cat ../log/run.log + exit + else if (`tail ../log/run.log | grep PASSED` == "") then + echo "### test ${i}: ${risc_int_test} --> FAILED" + @ failedi += 1; + @ all_testsi += 1; + else + echo "### test ${i}: ${risc_int_test} --> PASSED" + @ all_testsi += 1; + endif + mv ../log/run.log ../log/int_${risc_int_test}.log + +end + echo "###########################################" + +set i = 0; +echo "" +echo "###########################################" +echo "### Test Logs " +foreach misc_test ($misc_tests) + @ i += 1; + if (`tail ../log/${misc_test}.log | grep PASSED` == "") then + echo " test ${i}: ../log/${misc_test}.log --> FAILED" + else + echo " test ${i}: ../log/${misc_test}.log --> PASSED" + endif + +end + +foreach risc_int_test ($risc_int_tests) + @ i += 1; + if (`tail ../log/int_${risc_int_test}.log | grep PASSED` == "") then + echo " test ${i}: ../log/int_${risc_int_test}.log --> FAILED" + else + echo " test ${i}: ../log/int_${risc_int_test}.log --> PASSED" + endif +end + echo "###########################################" + +echo "" +echo "###########################################" +echo "### Test Summary " +echo "### " +echo "### Failed $failedm of $all_testsm misc tests" +echo "### Failed $failedi of $all_testsi internal rom tests" +echo "###########################################" +
trunk/verif/run/run_irun Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.