URL https://opencores.org/ocsvn/trigonometric_functions_in_double_fpu/trigonometric_functions_in_double_fpu/trunk

Subversion Repositories trigonometric_functions_in_double_fpu

Compare Revisions

This comparison shows the changes necessary to convert path
```
/trigonometric_functions_in_double_fpu/trunk
```
from Rev 16 to Rev 17
↔ Reverse comparison
Compare Path: Rev

With Path: Rev

Rev 16 → Rev 17

/verilog/netlist_fpu.v

0,0 → 1,1955

/verilog/secant.v

0,0 → 1,178

/verilog/sine.v

0,0 → 1,180

/verilog/cosecant.v

0,0 → 1,180

/verilog/cosine.v

0,0 → 1,178

/verilog/tangent.v

0,0 → 1,178

/verilog/netlist_fpu.ddc Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream

/verilog/netlist_fpu.ddc

verilog/netlist_fpu.ddc Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: verilog/cotangent.v =================================================================== --- verilog/cotangent.v (nonexistent) +++ verilog/cotangent.v (revision 17) @@ -0,0 +1,180 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// //// +//// Trigonometric functions using double precision Floating Point Unit //// +//// //// +//// Author: Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +`timescale 1ns / 100ps + +`define INPUT_WIDTH 32 + +module cotangent_lut (quad, enable, degrees, data, rst, clk); + +input [1:0] quad; +input enable; +input rst; +input [`INPUT_WIDTH-1:0] degrees ; +input clk; + +//////////////inputs///////////////// + +output reg [63:0] data; + +//////////////output///////////////// + +always@(posedge clk ) + +// needs to be positive in first and third quadrants + + begin + if (quad == 2'b01 || quad == 2'b11) + begin + data[63] <= 1'b1; + end + + else + begin + data[63] <= 1'b0; + end + + + + if(enable) + case (degrees) + +//look up table + +`INPUT_WIDTH'd0 : data[62:0] <= 64'h7ff0000000000000; +`INPUT_WIDTH'd1 : data[62:0] <= 64'h404ca51d76749a71; +`INPUT_WIDTH'd2 : data[62:0] <= 64'h403ca2e17ec2185c; +`INPUT_WIDTH'd3 : data[62:0] <= 64'h403314c55fbc4c67; +`INPUT_WIDTH'd4 : data[62:0] <= 64'h402c99f0ed772d4c; +`INPUT_WIDTH'd5 : data[62:0] <= 64'h4026dc2fd0bfdbe2; +`INPUT_WIDTH'd6 : data[62:0] <= 64'h4023075ac71a38c7; +`INPUT_WIDTH'd7 : data[62:0] <= 64'h402049e7c666e3fe; +`INPUT_WIDTH'd8 : data[62:0] <= 64'h401c76237b025ae8; +`INPUT_WIDTH'd9 : data[62:0] <= 64'h4019414813ba662c; +`INPUT_WIDTH'd10 : data[62:0] <= 64'h4016af648056a136; +`INPUT_WIDTH'd11 : data[62:0] <= 64'h40149405f7cc644c; +`INPUT_WIDTH'd12 : data[62:0] <= 64'h4012d18a8e2ff28c; +`INPUT_WIDTH'd13 : data[62:0] <= 64'h4011536e695dda95; +`INPUT_WIDTH'd14 : data[62:0] <= 64'h40100b0a2833d3c4; +`INPUT_WIDTH'd15 : data[62:0] <= 64'h400ddb3d742c2656; +`INPUT_WIDTH'd16 : data[62:0] <= 64'h400be6398b3f2869; +`INPUT_WIDTH'd17 : data[62:0] <= 64'h400a2ab4c713671e; +`INPUT_WIDTH'd18 : data[62:0] <= 64'h40089f188bdcd7b0; +`INPUT_WIDTH'd19 : data[62:0] <= 64'h40073bd2e9a270e0; +`INPUT_WIDTH'd20 : data[62:0] <= 64'h4005fad570f872d9; +`INPUT_WIDTH'd21 : data[62:0] <= 64'h4004d738ef803784; +`INPUT_WIDTH'd22 : data[62:0] <= 64'h4003ccfa561175d6; +`INPUT_WIDTH'd23 : data[62:0] <= 64'h4002d8c9200b5686; +`INPUT_WIDTH'd24 : data[62:0] <= 64'h4001f7e220cc4172; +`INPUT_WIDTH'd25 : data[62:0] <= 64'h400127f33e8d12e5; +`INPUT_WIDTH'd26 : data[62:0] <= 64'h40006705b35391e8; +`INPUT_WIDTH'd27 : data[62:0] <= 64'h3fff66da45fee3f1; +`INPUT_WIDTH'd28 : data[62:0] <= 64'h3ffe1774a2562593; +`INPUT_WIDTH'd29 : data[62:0] <= 64'h3ffcdd612dd501f4; +`INPUT_WIDTH'd30 : data[62:0] <= 64'h3ffbb67ae8584cab; +`INPUT_WIDTH'd31 : data[62:0] <= 64'h3ffaa0e385c196ab; +`INPUT_WIDTH'd32 : data[62:0] <= 64'h3ff99af8610e4105; +`INPUT_WIDTH'd33 : data[62:0] <= 64'h3ff8a34971bd7010; +`INPUT_WIDTH'd34 : data[62:0] <= 64'h3ff7b891d9a169b4; +`INPUT_WIDTH'd35 : data[62:0] <= 64'h3ff6d9b1b96ce128; +`INPUT_WIDTH'd36 : data[62:0] <= 64'h3ff605a90c73ab79; +`INPUT_WIDTH'd37 : data[62:0] <= 64'h3ff53b9359d2f919; +`INPUT_WIDTH'd38 : data[62:0] <= 64'h3ff47aa413b0ee1e; +`INPUT_WIDTH'd39 : data[62:0] <= 64'h3ff3c2238553dcee; +`INPUT_WIDTH'd40 : data[62:0] <= 64'h3ff3116c3711527e; +`INPUT_WIDTH'd41 : data[62:0] <= 64'h3ff267e8b3f5da82; +`INPUT_WIDTH'd42 : data[62:0] <= 64'h3ff1c511a0db83e3; +`INPUT_WIDTH'd43 : data[62:0] <= 64'h3ff1286c17acf49b; +`INPUT_WIDTH'd44 : data[62:0] <= 64'h3ff091883bfbf42e; +`INPUT_WIDTH'd45 : data[62:0] <= 64'h3ff0000000000001; +`INPUT_WIDTH'd46 : data[62:0] <= 64'h3feee6ec253d2464; +`INPUT_WIDTH'd47 : data[62:0] <= 64'h3fedd729e0bf9cb6; +`INPUT_WIDTH'd48 : data[62:0] <= 64'h3fecd01c246e4060; +`INPUT_WIDTH'd49 : data[62:0] <= 64'h3febd1326bb88d13; +`INPUT_WIDTH'd50 : data[62:0] <= 64'h3fead9e7783fbf1e; +`INPUT_WIDTH'd51 : data[62:0] <= 64'h3fe9e9c0346ca839; +`INPUT_WIDTH'd52 : data[62:0] <= 64'h3fe9004ab6d5cc93; +`INPUT_WIDTH'd53 : data[62:0] <= 64'h3fe81d1d621eb711; +`INPUT_WIDTH'd54 : data[62:0] <= 64'h3fe73fd61d9df544; +`INPUT_WIDTH'd55 : data[62:0] <= 64'h3fe66819a3a0bf7b; +`INPUT_WIDTH'd56 : data[62:0] <= 64'h3fe59592e296c625; +`INPUT_WIDTH'd57 : data[62:0] <= 64'h3fe4c7f26ed1d60f; +`INPUT_WIDTH'd58 : data[62:0] <= 64'h3fe3feee02d72514; +`INPUT_WIDTH'd59 : data[62:0] <= 64'h3fe33a400c85af9f; +`INPUT_WIDTH'd60 : data[62:0] <= 64'h3fe279a74590331e; +`INPUT_WIDTH'd61 : data[62:0] <= 64'h3fe1bce655fbb9bf; +`INPUT_WIDTH'd62 : data[62:0] <= 64'h3fe103c37f7ebedc; +`INPUT_WIDTH'd63 : data[62:0] <= 64'h3fe04e0850c1dd5d; +`INPUT_WIDTH'd64 : data[62:0] <= 64'h3fdf3702bf455cf5; +`INPUT_WIDTH'd65 : data[62:0] <= 64'h3fddd7fc13699ab1; +`INPUT_WIDTH'd66 : data[62:0] <= 64'h3fdc7ea074a90a11; +`INPUT_WIDTH'd67 : data[62:0] <= 64'h3fdb2a986b66229e; +`INPUT_WIDTH'd68 : data[62:0] <= 64'h3fd9db90d0ac0d44; +`INPUT_WIDTH'd69 : data[62:0] <= 64'h3fd8913a75259d04; +`INPUT_WIDTH'd70 : data[62:0] <= 64'h3fd74b49cf3902d6; +`INPUT_WIDTH'd71 : data[62:0] <= 64'h3fd60976af8c1614; +`INPUT_WIDTH'd72 : data[62:0] <= 64'h3fd4cb7bfb4961b0; +`INPUT_WIDTH'd73 : data[62:0] <= 64'h3fd391176b8feb5b; +`INPUT_WIDTH'd74 : data[62:0] <= 64'h3fd25a0951873b22; +`INPUT_WIDTH'd75 : data[62:0] <= 64'h3fd126145e9ecd56; +`INPUT_WIDTH'd76 : data[62:0] <= 64'h3fcfe9fae1181f52; +`INPUT_WIDTH'd77 : data[62:0] <= 64'h3fcd8d16c1491599; +`INPUT_WIDTH'd78 : data[62:0] <= 64'h3fcb350dac762348; +`INPUT_WIDTH'd79 : data[62:0] <= 64'h3fc8e174375dceba; +`INPUT_WIDTH'd80 : data[62:0] <= 64'h3fc691e1ebc5cbbf; +`INPUT_WIDTH'd81 : data[62:0] <= 64'h3fc445f0fbb1cf93; +`INPUT_WIDTH'd82 : data[62:0] <= 64'h3fc1fd3df8664fe6; +`INPUT_WIDTH'd83 : data[62:0] <= 64'h3fbf6ecf19881d32; +`INPUT_WIDTH'd84 : data[62:0] <= 64'h3fbae81c75231d96; +`INPUT_WIDTH'd85 : data[62:0] <= 64'h3fb665a8349d55ee; +`INPUT_WIDTH'd86 : data[62:0] <= 64'h3fb1e6b93a6931ff; +`INPUT_WIDTH'd87 : data[62:0] <= 64'h3faad53144273e86; +`INPUT_WIDTH'd88 : data[62:0] <= 64'h3fa1e12295d61fd2; +`INPUT_WIDTH'd89 : data[62:0] <= 64'h3f91dfbd9410a43b; +`INPUT_WIDTH'd90 : data[62:0] <= 64'h0000000000000000; + + +default:data <= 64'h0; + +endcase + +else + data <= 64'hxxxxxxxxxxxxxxx; + + + +end + + +endmodule Index: verilog/top.v =================================================================== --- verilog/top.v (nonexistent) +++ verilog/top.v (revision 17) @@ -0,0 +1,215 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// //// +//// Trigonometric functions using double precision Floating Point Unit //// +//// //// +//// Author: Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +`timescale 1ns / 100ps + +`define INPUT_WIDTH 32 + +module top( enable, degrees, data1, rst, actv, clk) ; + + +input enable; +input [`INPUT_WIDTH-1:0] degrees ; +input rst; +input [2:0] actv; +input clk; + +//////////////inputs///////////////// + +output reg [63:0] data1; + +//////////////output///////////////// + + +reg [63:0] data; +reg [`INPUT_WIDTH-1:0] half_wave; +reg [`INPUT_WIDTH-1:0] full_wave; +reg [63:0] data_tmp; +reg [`INPUT_WIDTH-1:0] degrees_tmp1; +reg [`INPUT_WIDTH-1:0] degrees_tmp2; +reg [1:0] quad; +reg sin_enable, cos_enable, tan_enable, csc_enable, sec_enable, cot_enable; + +//////////////registers///////////////// + +wire [63:0] data_sin, data_cos, data_tan, data_csc, data_sec, data_cot; +wire [`INPUT_WIDTH-1:0] divider_out; + +//////////////wires///////////////// + + +sine_lut a1 (.quad(quad), .enable(sin_enable) , .degrees(degrees_tmp2) , .data(data_sin), .rst(rst), .clk(clk)); + +cosine_lut a2 (.quad(quad), .enable(cos_enable) , .degrees(degrees_tmp2) , .data(data_cos), .rst(rst), .clk(clk)); + +tangent_lut a3 (.quad(quad), .enable(tan_enable) , .degrees(degrees_tmp2) , .data(data_tan), .rst(rst), .clk(clk)); + +cosecant_lut a4 (.quad(quad), .enable(csc_enable) , .degrees(degrees_tmp2) , .data(data_csc), .rst(rst), .clk(clk)); + +secant_lut a5 (.quad(quad), .enable(sec_enable) , .degrees(degrees_tmp2) , .data(data_sec), .rst(rst), .clk(clk)); + +cotangent_lut a6 (.quad(quad), .enable(cot_enable) , .degrees(degrees_tmp2) , .data(data_cot), .rst(rst), .clk(clk)); + +dividor a7 (.clk(clk), .inp(degrees), .rst(rst), .out(divider_out)); + + + + + +always@(posedge clk) + +begin + + if (rst) + begin + + sin_enable <= 0; + cos_enable <= 0; + tan_enable <= 0; + csc_enable <= 0; + sec_enable <= 0; + cot_enable <= 0; + + end + + else + begin + sin_enable <= (actv == 3'b000) ? enable : 1'b0 ; + cos_enable <= (actv == 3'b001) ? enable : 1'b0 ; + tan_enable <= (actv == 3'b010) ? enable : 1'b0 ; + csc_enable <= (actv == 3'b011) ? enable : 1'b0 ; + sec_enable <= (actv == 3'b100) ? enable : 1'b0 ; + cot_enable <= (actv == 3'b101) ? enable : 1'b0 ; + end +end + + + + /////////// degress calculation//////////// + + always@(posedge clk) + begin + if( degrees > `INPUT_WIDTH'd360) + begin + +//////////////// If input value greater than 360 /////////////// + + if (divider_out > `INPUT_WIDTH'd270) + begin + quad <= 2'b11; + degrees_tmp2 <= divider_out - `INPUT_WIDTH'd270; + end + else + + if (divider_out > `INPUT_WIDTH'd180 && (divider_out < `INPUT_WIDTH'd270 || divider_out == `INPUT_WIDTH'd270)) + begin + quad <= 2'b10; + degrees_tmp2 <= divider_out - `INPUT_WIDTH'd180; + end + else + + if (divider_out > `INPUT_WIDTH'd90 && (divider_out < `INPUT_WIDTH'd180 || divider_out == `INPUT_WIDTH'd180)) + begin + degrees_tmp2 <= `INPUT_WIDTH'd180 - divider_out; + quad <= 2'b01; + end + else + begin + degrees_tmp2 <= divider_out; + quad <= 2'b00; + end + end // >360 + ////////////////////////end of divider/////////////////// + else + + + +////////////// If input value is between 181 and 360////////// + + if (degrees > `INPUT_WIDTH'd180 && (degrees < `INPUT_WIDTH'd360 || degrees == `INPUT_WIDTH'd360)) + begin + degrees_tmp1 <= degrees - `INPUT_WIDTH'd180; + + begin + if(degrees_tmp1 >`INPUT_WIDTH'd90) + begin + quad <= 2'b11; + degrees_tmp2 <= `INPUT_WIDTH'd180 - degrees_tmp1; + end + + else + begin + quad <= 2'b10; + degrees_tmp2 <= degrees_tmp1; + end + + end + + end + else + +//////////// If input value is between 91 and 180////////////// + + if (degrees > `INPUT_WIDTH'd90 && (degrees < `INPUT_WIDTH'd180 || degrees == `INPUT_WIDTH'd180)) + begin + quad <= 2'b01; + degrees_tmp2 <= `INPUT_WIDTH'd180 - degrees; + end + else + + begin + quad <= 2'b00; + degrees_tmp2 <= degrees; + end + +end + + always@(posedge clk) + + begin + case (actv) +3'b000: data1 <= data_sin; +3'b001: data1 <= data_cos; +3'b010: data1 <= data_tan; +3'b011: data1 <= data_csc; +3'b100: data1 <= data_sec; +3'b101: data1 <= data_cot; +default: data1 <= 0; +endcase + + +end + + +endmodule Index: verilog/divider.v =================================================================== --- verilog/divider.v (nonexistent) +++ verilog/divider.v (revision 17) @@ -0,0 +1,70 @@ +///////////////////////////////////////////////////////////////////// +//// //// +//// //// +//// Trigonometric functions using double precision Floating Point Unit //// +//// //// +//// Author: Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +///////////////////////////////////////////////////////////////////// +//// //// +//// Copyright (C) 2013 Muni Aditya //// +//// muni_aditya@yahoo.com //// +//// //// +//// This source file may be used and distributed without //// +//// restriction provided that this copyright statement is not //// +//// removed from the file and that any derivative work contains //// +//// the original copyright notice and the associated disclaimer.//// +//// //// +//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY //// +//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED //// +//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS //// +//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR //// +//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, //// +//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES //// +//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE //// +//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR //// +//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF //// +//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT //// +//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT //// +//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE //// +//// POSSIBILITY OF SUCH DAMAGE. //// +//// //// +///////////////////////////////////////////////////////////////////// + +`timescale 1ns / 100ps + +`define INPUT_WIDTH 32 + + + +module dividor (clk, inp, rst, out); + + input clk; + input [`INPUT_WIDTH-1:0] inp; + input rst; + +//////////////inputs///////////////// + + output reg [`INPUT_WIDTH-1:0] out; + +//////////////output///////////////// + + wire [`INPUT_WIDTH-1:0]DIVISOR = `INPUT_WIDTH'd360 ; + + + always @ (posedge clk) + +// modulo division + + if(rst) + out <= 8'd0 ; + else + out <= inp % DIVISOR ; + + + + + + endmodule +

Browse

Tools

Subversion Repositories trigonometric_functions_in_double_fpu

Compare Revisions

Rev 16 → Rev 17