OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /bustap-jtag/trunk
    from Rev 14 to Rev 15
    ↔ Reverse comparison
  •

Rev 14 → Rev 15

/rtl/up_monitor.v
7,8 → 7,8
// Targets device : Cyclone III
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/15
// Revision : 2.2
// Date : 2012/03/28
// Description : Top level glue logic to group together
// the JTAG input and output modules.
//**************************************************************
/rtl/up_monitor_wrapper.v
7,8 → 7,8
// Targets device : Cyclone III
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/15
// Revision : 2.2
// Date : 2012/03/28
// Description : Common CPU interface to pipelined access
// interface converter.
// @Note: Implementation dependent.
/rtl/altera/virtual_jtag_addr_mask.v
7,8 → 7,8
// Targets device : Cyclone III
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/15
// Revision : 2.2
// Date : 2012/03/28
// Description : addr mask input from debug host via
// Virtual JTAG.
//**************************************************************
/rtl/altera/virtual_jtag_adda_fifo.v
7,8 → 7,8
// Targets device : Cyclone III
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/15
// Revision : 2.2
// Date : 2012/03/28
// Description : addr/data capture output to debug host
// via Virtual JTAG.
//**************************************************************
85,7 → 85,7
jtag_fifo.lpm_width = data_width,
jtag_fifo.lpm_numwords = fifo_depth,
jtag_fifo.lpm_widthu = addr_width,
jtag_fifo.intended_device_family = "Stratix II",
jtag_fifo.intended_device_family = "Cyclone III",
jtag_fifo.almost_full_value = al_full_val,
jtag_fifo.almost_empty_value = al_empt_val,
jtag_fifo.lpm_type = "scfifo",
/rtl/altera/virtual_jtag_adda_trig.v
7,8 → 7,8
// Targets device : Cyclone III
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/15
// Revision : 2.2
// Date : 2012/03/28
// Description : addr/data trigger input from debug host
// via Virtual JTAG.
//**************************************************************
/cmd/altera/virtual_jtag_console.tcl
3,8 → 3,8
## Platform : Windows xp sp2
## Author : Bibo Yang (ash_riple@hotmail.com)
## Organization : www.opencores.org
## Revision : 2.1
## Date : 2012/03/15
## Revision : 2.2
## Date : 2012/03/28
## Description : Tcl/Tk GUI for the up_monitor
##**************************************************************
 
62,11 → 62,17
device_lock -timeout 5
device_virtual_ir_shift -instance_index $jtag_index_2 -ir_value 1 -no_captured_ir_value
set addr_trig [device_virtual_dr_shift -instance_index $jtag_index_2 -dr_value $trig -length 56 -value_in_hex]
device_unlock
}
if {[format "%d" 0x$pnum]>=511} {
$log insert end "\nError: Wrong trigger pre-capture value: [format "%d" 0x$pnum]. Expects: 0~510.\n"
} else {
device_lock -timeout 5
device_virtual_ir_shift -instance_index $jtag_index_2 -ir_value 2 -no_captured_ir_value
set addr_trig [device_virtual_dr_shift -instance_index $jtag_index_2 -dr_value $pnum -length 10 -value_in_hex]
set pnum_trig [device_virtual_dr_shift -instance_index $jtag_index_2 -dr_value $pnum -length 10 -value_in_hex]
device_unlock
return $addr_trig
}
return $addr_trig
}
 
proc open_jtag_device {{test_cable "USB-Blaster [USB-0]"} {test_device "@2: EP2SGX90 (0x020E30DD)"}} {
225,7 → 231,7
append triggerValue [format "%1X" [expr $trig_wren*8+$trig_rden*4+$trigCmd]]
append triggerValue $triggerAddr
append triggerValue $triggerData
config_trig 2 $triggerValue [format "%1X" $triggerPnum]
config_trig 2 $triggerValue [format "%03X" $triggerPnum]
}
 
proc startTrigger {} {
/sim/up_monitor_tb.v
7,8 → 7,8
// Targets device :
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/19
// Revision : 2.2
// Date : 2012/03/28
// Description : up_monitor testbench at both pin level
// and transaction level
//**************************************************************
/sim/altera/virtual_jtag_stimulus.tcl
3,9 → 3,9
## Platform : Windows xp sp2
## Author : Bibo Yang (ash_riple@hotmail.com)
## Organization : www.opencores.org
## Revision : 2.1
## Date : 2012/03/15
## Description : Tcl/Tk GUI for the up_monitor
## Revision : 2.2
## Date : 2012/03/28
## Description : Tcl/Tk GUI for the simulation stimulus
##**************************************************************
 
proc reset_fifo {{jtag_index_0 0}} {
301,7 → 301,7
append triggerValue [format "%1X" [expr $trig_wren*8+$trig_rden*4+$trigCmd]]
append triggerValue $triggerAddr
append triggerValue $triggerData
config_trig 2 $triggerValue [format "%1X" $triggerPnum]
config_trig 2 $triggerValue [format "%03X" $triggerPnum]
}
 
proc startTrigger {} {
/sim/altera/jtag_bfm_sv.v
7,8 → 7,8
// Targets device :
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/19
// Revision : 2.2
// Date : 2012/03/28
// Description : JTAG Stimulus monitor
//**************************************************************
 
/sim/reg_bfm_sv.v
7,8 → 7,8
// Targets device :
// Author : Bibo Yang (ash_riple@hotmail.com)
// Organization : www.opencores.org
// Revision : 2.1
// Date : 2012/03/19
// Revision : 2.2
// Date : 2012/03/28
// Description : Register BFM
//**************************************************************
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.