URL
https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk
[/] [oms8051mini/] [trunk/] [rtl/] [8051/] [oc8051_indi_addr.v] - Diff between revs 25 and 36
Show entire file |
Details |
Blame |
View Log
| Rev 25 |
Rev 36 |
| Line 17... |
Line 17... |
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// - Dinesh Annayya, dinesha@opencores.org ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// v0.0 - Dinesh A, 5th Jan 2017
|
//// v0.0 - Dinesh A, 5th Jan 2017
|
//// 1. Active edge of reset changed from High to Low
|
//// 1. Active edge of reset changed from High to Low
|
|
//// v0.1 - Dinesh A, 19th Jan 2017
|
|
//// 1. Lint warning fixes
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
| Line 104... |
Line 106... |
8'h09: buff[3'b011] <= #1 data_in;
|
8'h09: buff[3'b011] <= #1 data_in;
|
8'h10: buff[3'b100] <= #1 data_in;
|
8'h10: buff[3'b100] <= #1 data_in;
|
8'h11: buff[3'b101] <= #1 data_in;
|
8'h11: buff[3'b101] <= #1 data_in;
|
8'h18: buff[3'b110] <= #1 data_in;
|
8'h18: buff[3'b110] <= #1 data_in;
|
8'h19: buff[3'b111] <= #1 data_in;
|
8'h19: buff[3'b111] <= #1 data_in;
|
|
default : buff[3'b000] <= #1 data_in;
|
endcase
|
endcase
|
end
|
end
|
end
|
end
|
end
|
end
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.