/*
|
/*
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
editor if you plan to continue editing the block that represents it in
|
editor if you plan to continue editing the block that represents it in
|
the Block Editor! File corruption is VERY likely to occur.
|
the Block Editor! File corruption is VERY likely to occur.
|
*/
|
*/
|
/*
|
/*
|
Copyright (C) 1991-2013 Altera Corporation
|
Copyright (C) 1991-2013 Altera Corporation
|
Your use of Altera Corporation's design tools, logic functions
|
Your use of Altera Corporation's design tools, logic functions
|
and other software and tools, and its AMPP partner logic
|
and other software and tools, and its AMPP partner logic
|
functions, and any output files from any of the foregoing
|
functions, and any output files from any of the foregoing
|
(including device programming or simulation files), and any
|
(including device programming or simulation files), and any
|
associated documentation or information are expressly subject
|
associated documentation or information are expressly subject
|
to the terms and conditions of the Altera Program License
|
to the terms and conditions of the Altera Program License
|
Subscription Agreement, Altera MegaCore Function License
|
Subscription Agreement, Altera MegaCore Function License
|
Agreement, or other applicable license agreement, including,
|
Agreement, or other applicable license agreement, including,
|
without limitation, that your use is for the sole purpose of
|
without limitation, that your use is for the sole purpose of
|
programming logic devices manufactured by Altera and sold by
|
programming logic devices manufactured by Altera and sold by
|
Altera or its authorized distributors. Please refer to the
|
Altera or its authorized distributors. Please refer to the
|
applicable agreement for further details.
|
applicable agreement for further details.
|
*/
|
*/
|
(header "symbol" (version "1.2"))
|
(header "symbol" (version "1.2"))
|
(symbol
|
(symbol
|
(rect 16 16 200 144)
|
(rect 16 16 200 144)
|
(text "data_pins" (rect 5 0 60 14)(font "Arial" (font_size 8)))
|
(text "data_pins" (rect 5 0 60 14)(font "Arial" (font_size 8)))
|
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
(text "inst" (rect 8 112 25 124)(font "Arial" ))
|
(port
|
(port
|
(pt 0 32)
|
(pt 0 32)
|
(input)
|
(input)
|
(text "bus_db_pin_oe" (rect 0 0 87 14)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_oe" (rect 0 0 87 14)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_oe" (rect 21 27 108 41)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_oe" (rect 21 27 108 41)(font "Arial" (font_size 8)))
|
(line (pt 0 32)(pt 16 32))
|
(line (pt 0 32)(pt 16 32))
|
)
|
)
|
(port
|
(port
|
(pt 0 48)
|
(pt 0 48)
|
(input)
|
(input)
|
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
(text "clk" (rect 0 0 15 14)(font "Arial" (font_size 8)))
|
(text "clk" (rect 21 43 36 57)(font "Arial" (font_size 8)))
|
(text "clk" (rect 21 43 36 57)(font "Arial" (font_size 8)))
|
(line (pt 0 48)(pt 16 48))
|
(line (pt 0 48)(pt 16 48))
|
)
|
)
|
(port
|
(port
|
(pt 0 64)
|
(pt 0 64)
|
(input)
|
(input)
|
(text "bus_db_pin_re" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_re" (rect 0 0 84 14)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_re" (rect 21 59 105 73)(font "Arial" (font_size 8)))
|
(text "bus_db_pin_re" (rect 21 59 105 73)(font "Arial" (font_size 8)))
|
(line (pt 0 64)(pt 16 64))
|
(line (pt 0 64)(pt 16 64))
|
)
|
)
|
(port
|
(port
|
(pt 0 80)
|
(pt 0 80)
|
(input)
|
(input)
|
(text "ctl_bus_db_we" (rect 0 0 88 14)(font "Arial" (font_size 8)))
|
(text "ctl_bus_db_we" (rect 0 0 88 14)(font "Arial" (font_size 8)))
|
(text "ctl_bus_db_we" (rect 21 75 109 89)(font "Arial" (font_size 8)))
|
(text "ctl_bus_db_we" (rect 21 75 109 89)(font "Arial" (font_size 8)))
|
(line (pt 0 80)(pt 16 80))
|
(line (pt 0 80)(pt 16 80))
|
)
|
)
|
(port
|
(port
|
(pt 0 96)
|
(pt 0 96)
|
(input)
|
(input)
|
(text "bus_db_oe" (rect 0 0 63 14)(font "Arial" (font_size 8)))
|
(text "ctl_bus_db_oe" (rect 0 0 83 14)(font "Arial" (font_size 8)))
|
(text "bus_db_oe" (rect 21 91 84 105)(font "Arial" (font_size 8)))
|
(text "ctl_bus_db_oe" (rect 21 91 104 105)(font "Arial" (font_size 8)))
|
(line (pt 0 96)(pt 16 96))
|
(line (pt 0 96)(pt 16 96))
|
)
|
)
|
(port
|
(port
|
(pt 184 32)
|
(pt 184 32)
|
(bidir)
|
(bidir)
|
(text "D[7..0]" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
(text "D[7..0]" (rect 0 0 36 14)(font "Arial" (font_size 8)))
|
(text "D[7..0]" (rect 127 27 163 41)(font "Arial" (font_size 8)))
|
(text "D[7..0]" (rect 127 27 163 41)(font "Arial" (font_size 8)))
|
(line (pt 184 32)(pt 168 32)(line_width 3))
|
(line (pt 184 32)(pt 168 32)(line_width 3))
|
)
|
)
|
(port
|
(port
|
(pt 184 48)
|
(pt 184 48)
|
(bidir)
|
(bidir)
|
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
(text "db[7..0]" (rect 0 0 42 14)(font "Arial" (font_size 8)))
|
(text "db[7..0]" (rect 121 43 163 57)(font "Arial" (font_size 8)))
|
(text "db[7..0]" (rect 121 43 163 57)(font "Arial" (font_size 8)))
|
(line (pt 184 48)(pt 168 48)(line_width 3))
|
(line (pt 184 48)(pt 168 48)(line_width 3))
|
)
|
)
|
(drawing
|
(drawing
|
(rectangle (rect 16 16 168 112))
|
(rectangle (rect 16 16 168 112))
|
)
|
)
|
)
|
)
|
|
|
