URL
https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk
Only display areas with differences |
Details |
Blame |
View Log
| Rev 17 |
Rev 48 |
$HashRef = bless( {
|
$HashRef = bless( {
|
'connection_num' => 'single connection',
|
'connection_num' => 'single connection',
|
'name' => 'interrupt_peripheral',
|
'name' => 'interrupt_peripheral',
|
'description' => 'interrupt signals from all peripheral devices in soc',
|
'description' => 'interrupt signals from all peripheral devices in soc',
|
'modules' => {
|
'modules' => {
|
'int_ctrl' => {}
|
'int_ctrl' => {}
|
},
|
},
|
'ports' => {
|
'ports' => {
|
'int_i' => {
|
'int_i' => {
|
'outport_type' => 'concatenate',
|
'outport_type' => 'concatenate',
|
'connect_name' => 'int_o',
|
'connect_name' => 'int_o',
|
'name' => 'int_i',
|
'name' => 'int_i',
|
'range' => '',
|
'range' => '',
|
'connect_type' => 'output',
|
'connect_type' => 'output',
|
'connect_range' => '',
|
'connect_range' => '',
|
'default_out' => 'Active low',
|
'default_out' => 'Active low',
|
'type' => 'input'
|
'type' => 'input'
|
}
|
}
|
},
|
},
|
'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/int_ctrl/int_ctrl.v',
|
'file_name' => 'mpsoc/rtl/src_peripheral/int_ctrl/int_ctrl.v',
|
'module_name' => 'int_ctrl',
|
'module_name' => 'int_ctrl',
|
'type' => 'socket',
|
'type' => 'socket',
|
'category' => 'interrupt'
|
'category' => 'interrupt'
|
}, 'intfc_gen' );
|
}, 'intfc_gen' );
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.