OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [verilog/] [functions.v] - Diff between revs 48 and 56

Only display areas with differences | Details | Blame | View Log

Rev 48 Rev 56
 
 
        function integer log2;
 
                input integer number; begin
 
                log2=0;
 
                while(2**log2<number) begin
 
                        log2=log2+1;
 
                end
 
                end
 
        endfunction // log2 
 
 
 
        function   [15:0]i2s;
        function   [15:0]i2s;
        input   integer c;  integer i;  integer tmp; begin
        input   integer c;  integer i;  integer tmp; begin
            tmp =0;
            tmp =0;
            for (i=0; i<2; i=i+1) begin
            for (i=0; i<2; i=i+1) begin
            tmp =  tmp +    (((c % 10)   + 48) << i*8);
            tmp =  tmp +    (((c % 10)   + 48) << i*8);
                c       =   c/10;
                c       =   c/10;
            end
            end
            i2s = tmp[15:0];
            i2s = tmp[15:0];
        end
        end
   endfunction //i2s
   endfunction //i2s
 
 
/*
/*
 
 
 
function integer log2;
 
                input integer number; begin
 
                log2=0;
 
                while(2**log2<number) begin
 
                        log2=log2+1;
 
                end
 
                end
 
        endfunction // log2
 
 
function   [159:0]f2s;
function   [159:0]f2s;
          input   real f; reg s;reg b; integer i; integer j;integer a;  real tmp; begin
          input   real f; reg s;reg b; integer i; integer j;integer a;  real tmp; begin
              s=0;
              s=0;
              b=0;
              b=0;
              f2s={160{1'b0}};
              f2s={160{1'b0}};
              if(f<0)begin
              if(f<0)begin
                s=1;
                s=1;
                f=-f;
                f=-f;
              end
              end
              f=f*1000;
              f=f*1000;
              a=f;
              a=f;
              i=0;
              i=0;
              j=0;
              j=0;
              while(a>0)begin
              while(a>0)begin
                j=j+1;
                j=j+1;
 
 
                if((a%10)!=0 || j>3 || b)begin
                if((a%10)!=0 || j>3 || b)begin
                                //f2s=(f2s & ~(8'hFF<< (i*8)));
                                //f2s=(f2s & ~(8'hFF<< (i*8)));
                                f2s=f2s + (((a%10)+48)<< i*8);
                                f2s=f2s + (((a%10)+48)<< i*8);
                              i=i+1;
                              i=i+1;
                              b=1;
                              b=1;
                end
                end
                a=a/10;
                a=a/10;
 
 
                if(j==3 && b==1)begin
                if(j==3 && b==1)begin
                   //f2s=(f2s & ~(8'hFF<< (i*8)));
                   //f2s=(f2s & ~(8'hFF<< (i*8)));
                   f2s=f2s   + ("."<< i*8);
                   f2s=f2s   + ("."<< i*8);
                   i=i+1;
                   i=i+1;
                   j=j+1;
                   j=j+1;
                end
                end
              end
              end
              if(s) begin
              if(s) begin
                //f2s=(f2s & ~(8'hFF<< (i*8)));
                //f2s=(f2s & ~(8'hFF<< (i*8)));
                f2s=f2s + ("-"<< i*8);
                f2s=f2s + ("-"<< i*8);
 
 
              end
              end
        end
        end
      endfunction //f2s
      endfunction //f2s
*/
*/
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.