`timescale 1ns/1ps
|
`timescale 1ns/1ps
|
|
|
/**********************************************************************
|
/**********************************************************************
|
** File: comb_spec2.v
|
** File: comb_spec2.v
|
**
|
**
|
** Copyright (C) 2014-2017 Alireza Monemi
|
** Copyright (C) 2014-2017 Alireza Monemi
|
**
|
**
|
** This file is part of ProNoC
|
** This file is part of ProNoC
|
**
|
**
|
** ProNoC ( stands for Prototype Network-on-chip) is free software:
|
** ProNoC ( stands for Prototype Network-on-chip) is free software:
|
** you can redistribute it and/or modify it under the terms of the GNU
|
** you can redistribute it and/or modify it under the terms of the GNU
|
** Lesser General Public License as published by the Free Software Foundation,
|
** Lesser General Public License as published by the Free Software Foundation,
|
** either version 2 of the License, or (at your option) any later version.
|
** either version 2 of the License, or (at your option) any later version.
|
**
|
**
|
** ProNoC is distributed in the hope that it will be useful, but WITHOUT
|
** ProNoC is distributed in the hope that it will be useful, but WITHOUT
|
** ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
** ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
** or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General
|
** or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General
|
** Public License for more details.
|
** Public License for more details.
|
**
|
**
|
** You should have received a copy of the GNU Lesser General Public
|
** You should have received a copy of the GNU Lesser General Public
|
** License along with ProNoC. If not, see <http:**www.gnu.org/licenses/>.
|
** License along with ProNoC. If not, see <http:**www.gnu.org/licenses/>.
|
**
|
**
|
**
|
**
|
** Description:
|
** Description:
|
** VC allocator combined with speculative switch allocator
|
** VC allocator combined with speculative switch allocator
|
** where the free VC availability is checked in the middle
|
** where the free VC availability is checked in the middle
|
** of switch allocator after first level of arbitration
|
** of switch allocator after first level of arbitration
|
** (comb-spec2).
|
** (comb-spec2).
|
**
|
**
|
**************************************************************/
|
**************************************************************/
|
|
|
|
|
module comb_spec2_allocator #(
|
module comb_spec2_allocator #(
|
parameter V = 4,// Virtual chanel num per port
|
parameter V = 4,// Virtual chanel num per port
|
parameter P = 5,
|
parameter P = 5,
|
parameter DEBUG_EN = 1,
|
parameter DEBUG_EN = 1,
|
parameter SWA_ARBITER_TYPE = "WRRA",
|
parameter SWA_ARBITER_TYPE = "WRRA",
|
parameter MIN_PCK_SIZE=2, //minimum packet size in flits. The minimum value is 1.
|
parameter MIN_PCK_SIZE=2, //minimum packet size in flits. The minimum value is 1.
|
parameter SELF_LOOP_EN="NO"
|
parameter SELF_LOOP_EN="NO"
|
)(
|
)(
|
dest_port_all,
|
dest_port_all,
|
masked_ovc_request_all,
|
masked_ovc_request_all,
|
ovc_is_assigned_all,
|
ovc_is_assigned_all,
|
ivc_request_all,
|
ivc_request_all,
|
assigned_ovc_not_full_all,
|
assigned_ovc_not_full_all,
|
ovc_allocated_all,
|
ovc_allocated_all,
|
granted_ovc_num_all,
|
granted_ovc_num_all,
|
ivc_num_getting_ovc_grant,
|
ivc_num_getting_ovc_grant,
|
ivc_num_getting_sw_grant,
|
ivc_num_getting_sw_grant,
|
spec_first_arbiter_granted_ivc_all,
|
spec_first_arbiter_granted_ivc_all,
|
nonspec_first_arbiter_granted_ivc_all,
|
nonspec_first_arbiter_granted_ivc_all,
|
granted_dest_port_all,
|
granted_dest_port_all,
|
nonspec_granted_dest_port_all,
|
nonspec_granted_dest_port_all,
|
any_ivc_sw_request_granted_all,
|
any_ivc_sw_request_granted_all,
|
vc_weight_is_consumed_all,
|
vc_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
pck_is_single_flit_all,
|
pck_is_single_flit_all,
|
granted_dst_is_from_a_single_flit_pck,
|
granted_dst_is_from_a_single_flit_pck,
|
clk,reset
|
clk,reset
|
);
|
);
|
|
|
|
|
localparam
|
localparam
|
PV = V * P,
|
PV = V * P,
|
VV = V * V,
|
VV = V * V,
|
PVV = PV * V,
|
PVV = PV * V,
|
P_1 = (SELF_LOOP_EN == "NO")? P-1 : P,
|
P_1 = (SELF_LOOP_EN == "NO")? P-1 : P,
|
VP_1 = V * P_1,
|
VP_1 = V * P_1,
|
PP_1 = P_1 * P,
|
PP_1 = P_1 * P,
|
PVP_1 = PV * P_1;
|
PVP_1 = PV * P_1;
|
|
|
input [PVP_1-1 : 0] dest_port_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
input [PVV-1 : 0] masked_ovc_request_all;
|
input [PVV-1 : 0] masked_ovc_request_all;
|
input [PV-1 : 0] ovc_is_assigned_all;
|
input [PV-1 : 0] ovc_is_assigned_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PV-1 : 0] vc_weight_is_consumed_all;
|
input [PV-1 : 0] vc_weight_is_consumed_all;
|
input [P-1 : 0] iport_weight_is_consumed_all;
|
input [P-1 : 0] iport_weight_is_consumed_all;
|
|
|
output [PV-1 : 0] ovc_allocated_all;
|
output [PV-1 : 0] ovc_allocated_all;
|
output [PVV-1 : 0] granted_ovc_num_all;
|
output [PVV-1 : 0] granted_ovc_num_all;
|
output [PV-1 : 0] ivc_num_getting_ovc_grant;
|
output [PV-1 : 0] ivc_num_getting_ovc_grant;
|
output [PV-1 : 0] ivc_num_getting_sw_grant;
|
output [PV-1 : 0] ivc_num_getting_sw_grant;
|
output [PV-1 : 0] nonspec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] nonspec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
|
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] nonspec_granted_dest_port_all;
|
output [PP_1-1 : 0] nonspec_granted_dest_port_all;
|
output [P-1 : 0] any_ivc_sw_request_granted_all;
|
output [P-1 : 0] any_ivc_sw_request_granted_all;
|
|
|
input [PV-1 : 0] pck_is_single_flit_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
input clk,reset;
|
input clk,reset;
|
|
|
//internal wires switch allocator
|
//internal wires switch allocator
|
|
|
wire [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
wire [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all;
|
wire [P-1 : 0] spec_any_ivc_grant_valid;
|
wire [P-1 : 0] spec_any_ivc_grant_valid;
|
wire [PV-1 : 0] valid_speculation;
|
wire [PV-1 : 0] valid_speculation;
|
|
|
|
|
|
|
//speculative switch allocator
|
//speculative switch allocator
|
spec_sw_alloc2 #(
|
spec_sw_alloc2 #(
|
.V (V),
|
.V (V),
|
.P (P),
|
.P (P),
|
.DEBUG_EN (DEBUG_EN),
|
.DEBUG_EN (DEBUG_EN),
|
.SWA_ARBITER_TYPE (SWA_ARBITER_TYPE),
|
.SWA_ARBITER_TYPE (SWA_ARBITER_TYPE),
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
)
|
)
|
speculative_sw_allocator
|
speculative_sw_allocator
|
(
|
(
|
.ivc_granted_all(ivc_num_getting_sw_grant),
|
.ivc_granted_all(ivc_num_getting_sw_grant),
|
.ivc_request_all(ivc_request_all),
|
.ivc_request_all(ivc_request_all),
|
.ovc_is_assigned_all(ovc_is_assigned_all),
|
.ovc_is_assigned_all(ovc_is_assigned_all),
|
.assigned_ovc_not_full_all(assigned_ovc_not_full_all),
|
.assigned_ovc_not_full_all(assigned_ovc_not_full_all),
|
.dest_port_all(dest_port_all),
|
.dest_port_all(dest_port_all),
|
.granted_dest_port_all(granted_dest_port_all),
|
.granted_dest_port_all(granted_dest_port_all),
|
.nonspec_granted_dest_port_all(nonspec_granted_dest_port_all),
|
.nonspec_granted_dest_port_all(nonspec_granted_dest_port_all),
|
.valid_speculation(valid_speculation),
|
.valid_speculation(valid_speculation),
|
.spec_first_arbiter_granted_ivc_all(spec_first_arbiter_granted_ivc_all),
|
.spec_first_arbiter_granted_ivc_all(spec_first_arbiter_granted_ivc_all),
|
.nonspec_first_arbiter_granted_ivc_all(nonspec_first_arbiter_granted_ivc_all),
|
.nonspec_first_arbiter_granted_ivc_all(nonspec_first_arbiter_granted_ivc_all),
|
.spec_granted_dest_port_all(spec_granted_dest_port_all),
|
.spec_granted_dest_port_all(spec_granted_dest_port_all),
|
.spec_any_ivc_grant_valid(spec_any_ivc_grant_valid),
|
.spec_any_ivc_grant_valid(spec_any_ivc_grant_valid),
|
.any_ivc_sw_request_granted_all(any_ivc_sw_request_granted_all),
|
.any_ivc_sw_request_granted_all(any_ivc_sw_request_granted_all),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.pck_is_single_flit_all(pck_is_single_flit_all),
|
.pck_is_single_flit_all(pck_is_single_flit_all),
|
.granted_dst_is_from_a_single_flit_pck(granted_dst_is_from_a_single_flit_pck),
|
.granted_dst_is_from_a_single_flit_pck(granted_dst_is_from_a_single_flit_pck),
|
.clk(clk),
|
.clk(clk),
|
.reset(reset)
|
.reset(reset)
|
|
|
);
|
);
|
|
|
wire [V-1 : 0] masked_non_assigned_request [PV-1 : 0];
|
wire [V-1 : 0] masked_non_assigned_request [PV-1 : 0];
|
wire [VV-1 : 0] masked_candidate_ovc_per_port [P-1 : 0];
|
wire [VV-1 : 0] masked_candidate_ovc_per_port [P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_granted_ivc_per_port[P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_granted_ivc_per_port[P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_ovc_request [P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_ovc_request [P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_ovc_granted [P-1 : 0];
|
wire [V-1 : 0] spec_first_arbiter_ovc_granted [P-1 : 0];
|
wire [P_1-1 : 0] spec_granted_dest_port_per_port [P-1 : 0];
|
wire [P_1-1 : 0] spec_granted_dest_port_per_port [P-1 : 0];
|
wire [VP_1-1 : 0] cand_ovc_granted [P-1 : 0];
|
wire [VP_1-1 : 0] cand_ovc_granted [P-1 : 0];
|
wire [P_1-1 : 0] ovc_allocated_all_gen [PV-1 : 0];
|
wire [P_1-1 : 0] ovc_allocated_all_gen [PV-1 : 0];
|
wire [V-1 : 0] granted_ovc_local_num_per_port [P-1 : 0];
|
wire [V-1 : 0] granted_ovc_local_num_per_port [P-1 : 0];
|
wire [V-1 : 0] ivc_local_num_getting_ovc_grant [P-1 : 0];
|
wire [V-1 : 0] ivc_local_num_getting_ovc_grant [P-1 : 0];
|
|
|
genvar i,j;
|
genvar i,j;
|
generate
|
generate
|
|
|
// IVC loop
|
// IVC loop
|
for(i=0;i< PV;i=i+1) begin :total_vc_loop
|
for(i=0;i< PV;i=i+1) begin :total_vc_loop
|
|
|
// mask unavailable ovc from requests
|
// mask unavailable ovc from requests
|
assign masked_non_assigned_request [i] = masked_ovc_request_all [(i+1)*V-1 : i*V ];
|
assign masked_non_assigned_request [i] = masked_ovc_request_all [(i+1)*V-1 : i*V ];
|
assign valid_speculation [i] = | masked_non_assigned_request [i];
|
assign valid_speculation [i] = | masked_non_assigned_request [i];
|
|
|
end//for
|
end//for
|
|
|
for(i=0;i< P;i=i+1) begin :port_loop3
|
for(i=0;i< P;i=i+1) begin :port_loop3
|
for(j=0;j< V;j=j+1) begin :vc_loop
|
for(j=0;j< V;j=j+1) begin :vc_loop
|
//merge masked_candidate_ovc in each port
|
//merge masked_candidate_ovc in each port
|
assign masked_candidate_ovc_per_port[i][(j+1)*V-1 : j*V] = masked_non_assigned_request [i*V+j];
|
assign masked_candidate_ovc_per_port[i][(j+1)*V-1 : j*V] = masked_non_assigned_request [i*V+j];
|
|
|
end//for j
|
end//for j
|
|
|
assign spec_first_arbiter_granted_ivc_per_port[i] =spec_first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V];
|
assign spec_first_arbiter_granted_ivc_per_port[i] =spec_first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V];
|
assign spec_granted_dest_port_per_port[i] =spec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1];
|
assign spec_granted_dest_port_per_port[i] =spec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1];
|
// multiplex candidate OVC of first level switch allocatore winner
|
// multiplex candidate OVC of first level switch allocatore winner
|
|
|
one_hot_mux #(
|
one_hot_mux #(
|
.IN_WIDTH (VV),
|
.IN_WIDTH (VV),
|
.SEL_WIDTH (V)
|
.SEL_WIDTH (V)
|
)
|
)
|
multiplexer2
|
multiplexer2
|
(
|
(
|
.mux_in(masked_candidate_ovc_per_port [i]),
|
.mux_in(masked_candidate_ovc_per_port [i]),
|
.mux_out(spec_first_arbiter_ovc_request [i]),
|
.mux_out(spec_first_arbiter_ovc_request [i]),
|
.sel(spec_first_arbiter_granted_ivc_per_port [i])
|
.sel(spec_first_arbiter_granted_ivc_per_port [i])
|
|
|
);
|
);
|
|
|
|
|
//first level arbiter to candidate only one OVC
|
//first level arbiter to candidate only one OVC
|
arbiter #(
|
arbiter #(
|
.ARBITER_WIDTH (V)
|
.ARBITER_WIDTH (V)
|
)
|
)
|
second_arbiter
|
second_arbiter
|
(
|
(
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.request(spec_first_arbiter_ovc_request[i]),
|
.request(spec_first_arbiter_ovc_request[i]),
|
.grant(spec_first_arbiter_ovc_granted[i]),
|
.grant(spec_first_arbiter_ovc_granted[i]),
|
.any_grant( )
|
.any_grant( )
|
);
|
);
|
|
|
|
|
//demultiplexer
|
//demultiplexer
|
one_hot_demux #(
|
one_hot_demux #(
|
.IN_WIDTH(V),
|
.IN_WIDTH(V),
|
.SEL_WIDTH(P_1)
|
.SEL_WIDTH(P_1)
|
)
|
)
|
demux1
|
demux1
|
(
|
(
|
.demux_sel(spec_granted_dest_port_per_port [i]),//selectore
|
.demux_sel(spec_granted_dest_port_per_port [i]),//selectore
|
.demux_in(spec_first_arbiter_ovc_granted[i]),//repeated
|
.demux_in(spec_first_arbiter_ovc_granted[i]),//repeated
|
.demux_out(cand_ovc_granted[i])
|
.demux_out(cand_ovc_granted[i])
|
);
|
);
|
|
|
|
|
|
|
//assign cand_ovc_granted [i] = (spec_any_ivc_grant_valid[i])? cand_ovc_demuxed[i]: {VP_1{1'b0}};
|
//assign cand_ovc_granted [i] = (spec_any_ivc_grant_valid[i])? cand_ovc_demuxed[i]: {VP_1{1'b0}};
|
assign granted_ovc_local_num_per_port[i]=(spec_any_ivc_grant_valid[i])? spec_first_arbiter_ovc_granted[i] : {V{1'b0}};
|
assign granted_ovc_local_num_per_port[i]=(spec_any_ivc_grant_valid[i])? spec_first_arbiter_ovc_granted[i] : {V{1'b0}};
|
assign ivc_local_num_getting_ovc_grant[i]= (spec_any_ivc_grant_valid[i])? spec_first_arbiter_granted_ivc_per_port [i] : {V{1'b0}};
|
assign ivc_local_num_getting_ovc_grant[i]= (spec_any_ivc_grant_valid[i])? spec_first_arbiter_granted_ivc_per_port [i] : {V{1'b0}};
|
assign ivc_num_getting_ovc_grant[(i+1)*V-1 : i*V] = ivc_local_num_getting_ovc_grant[i];
|
assign ivc_num_getting_ovc_grant[(i+1)*V-1 : i*V] = ivc_local_num_getting_ovc_grant[i];
|
for(j=0;j<V; j=j+1)begin: assign_loop3
|
for(j=0;j<V; j=j+1)begin: assign_loop3
|
assign granted_ovc_num_all[(i*VV)+((j+1)*V)-1 : (i*VV)+(j*V)]=granted_ovc_local_num_per_port[i];
|
assign granted_ovc_num_all[(i*VV)+((j+1)*V)-1 : (i*VV)+(j*V)]=granted_ovc_local_num_per_port[i];
|
|
|
end//j
|
end//j
|
end//i
|
end//i
|
|
|
//wire [PORT_SEL-1 : 0] ovc_allocated_all_gen [PV-1 : 0];
|
//wire [PORT_SEL-1 : 0] ovc_allocated_all_gen [PV-1 : 0];
|
//wire [VP_1-1 : 0] cand_ovc_granted [P-1 : 0];
|
//wire [VP_1-1 : 0] cand_ovc_granted [P-1 : 0];
|
wire [PV-1 : 0] result;
|
wire [PV-1 : 0] result;
|
for(i=0;i< PV;i=i+1) begin :total_vc_loop2
|
for(i=0;i< PV;i=i+1) begin :total_vc_loop2
|
for(j=0;j<P; j=j+1)begin: assign_loop2
|
for(j=0;j<P; j=j+1)begin: assign_loop2
|
if((i/V)<j )begin: jj
|
if((i/V)<j )begin: jj
|
assign ovc_allocated_all_gen[i][j-1] = cand_ovc_granted[j][i];
|
assign ovc_allocated_all_gen[i][j-1] = cand_ovc_granted[j][i];
|
end else if((i/V)>j) begin: hh
|
end else if((i/V)>j) begin: hh
|
assign ovc_allocated_all_gen[i][j] = cand_ovc_granted[j][i-V];
|
assign ovc_allocated_all_gen[i][j] = cand_ovc_granted[j][i-V];
|
|
|
end
|
end
|
end//j
|
end//j
|
|
|
assign ovc_allocated_all [i] = |ovc_allocated_all_gen[i];
|
assign ovc_allocated_all [i] = |ovc_allocated_all_gen[i];
|
|
|
//synthesis translate_off
|
//synthesis translate_off
|
//synopsys translate_off
|
//synopsys translate_off
|
if(DEBUG_EN)begin :dbg
|
if(DEBUG_EN)begin :dbg
|
check_single_bit_assertation #(
|
is_onehot0 #(
|
.IN_WIDTH(P_1)
|
.IN_WIDTH(P_1)
|
|
|
)check_ovc_allocated
|
)check_ovc_allocated
|
(
|
(
|
.in (ovc_allocated_all_gen[i]),
|
.in (ovc_allocated_all_gen[i]),
|
.result (result[i])
|
.result (result[i])
|
|
|
);
|
);
|
|
|
always @(posedge clk ) begin
|
always @(posedge clk ) begin
|
if(~result[i]) $display("%t,Error: An OVC is assigned to more than one IVC %m",$time);
|
if(~result[i]) $display("%t,Error: An OVC is assigned to more than one IVC %m",$time);
|
end
|
end
|
end //DEBUG
|
end //DEBUG
|
//synopsys translate_on
|
//synopsys translate_on
|
//synthesis translate_on
|
//synthesis translate_on
|
|
|
end//i
|
end//i
|
|
|
|
|
endgenerate
|
endgenerate
|
|
|
endmodule
|
endmodule
|
|
|
/***************************
|
/***************************
|
|
|
speculative switch allocator for
|
speculative switch allocator for
|
comb_spec2
|
comb_spec2
|
|
|
****************************/
|
****************************/
|
|
|
|
|
module spec_sw_alloc2 #(
|
module spec_sw_alloc2 #(
|
parameter V = 4,
|
parameter V = 4,
|
parameter P = 5,
|
parameter P = 5,
|
parameter DEBUG_EN = 1,
|
parameter DEBUG_EN = 1,
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
)(
|
)(
|
|
|
ivc_granted_all,
|
ivc_granted_all,
|
ivc_request_all,
|
ivc_request_all,
|
ovc_is_assigned_all,
|
ovc_is_assigned_all,
|
assigned_ovc_not_full_all,
|
assigned_ovc_not_full_all,
|
dest_port_all,
|
dest_port_all,
|
nonspec_granted_dest_port_all,
|
nonspec_granted_dest_port_all,
|
granted_dest_port_all,
|
granted_dest_port_all,
|
valid_speculation,
|
valid_speculation,
|
spec_first_arbiter_granted_ivc_all,
|
spec_first_arbiter_granted_ivc_all,
|
nonspec_first_arbiter_granted_ivc_all,
|
nonspec_first_arbiter_granted_ivc_all,
|
spec_granted_dest_port_all,
|
spec_granted_dest_port_all,
|
spec_any_ivc_grant_valid,
|
spec_any_ivc_grant_valid,
|
any_ivc_sw_request_granted_all,
|
any_ivc_sw_request_granted_all,
|
vc_weight_is_consumed_all,
|
vc_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
pck_is_single_flit_all,
|
pck_is_single_flit_all,
|
granted_dst_is_from_a_single_flit_pck,
|
granted_dst_is_from_a_single_flit_pck,
|
clk,
|
clk,
|
reset
|
reset
|
|
|
);
|
);
|
|
|
|
|
localparam P_1 = P-1,//assumed that no port request for itself!
|
localparam P_1 = P-1,//assumed that no port request for itself!
|
PV = V * P,
|
PV = V * P,
|
VP_1 = V * P_1,
|
VP_1 = V * P_1,
|
PVP_1 = P * VP_1,
|
PVP_1 = P * VP_1,
|
PP_1 = P_1 * P;
|
PP_1 = P_1 * P;
|
|
|
output [PV-1 : 0] ivc_granted_all;
|
output [PV-1 : 0] ivc_granted_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] ovc_is_assigned_all;
|
input [PV-1 : 0] ovc_is_assigned_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] nonspec_granted_dest_port_all;
|
output [PP_1-1 : 0] nonspec_granted_dest_port_all;
|
input [PV-1 : 0] valid_speculation;
|
input [PV-1 : 0] valid_speculation;
|
output [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] spec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] nonspec_first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] nonspec_first_arbiter_granted_ivc_all;
|
output [PP_1-1 : 0] spec_granted_dest_port_all;
|
output [PP_1-1 : 0] spec_granted_dest_port_all;
|
output [P-1 : 0] spec_any_ivc_grant_valid;
|
output [P-1 : 0] spec_any_ivc_grant_valid;
|
output [P-1 : 0] any_ivc_sw_request_granted_all;
|
output [P-1 : 0] any_ivc_sw_request_granted_all;
|
input [PV-1 : 0] vc_weight_is_consumed_all;
|
input [PV-1 : 0] vc_weight_is_consumed_all;
|
input [P-1 : 0] iport_weight_is_consumed_all;
|
input [P-1 : 0] iport_weight_is_consumed_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
|
|
input clk,reset;
|
input clk,reset;
|
|
|
//internal wire
|
//internal wire
|
wire [PV-1 : 0] spec_ivc_granted_all,nonspec_ivc_granted_all;
|
wire [PV-1 : 0] spec_ivc_granted_all,nonspec_ivc_granted_all;
|
wire [PV-1 : 0] spec_ivc_request_all,nonspec_ivc_request_all;
|
wire [PV-1 : 0] spec_ivc_request_all,nonspec_ivc_request_all;
|
wire [PV-1 : 0] spec_assigned_ovc_not_full_all,nonspec_assigned_ovc_not_full_all;
|
wire [PV-1 : 0] spec_assigned_ovc_not_full_all,nonspec_assigned_ovc_not_full_all;
|
wire [PVP_1-1 : 0] spec_dest_port_all,nonspec_dest_port_all;
|
wire [PVP_1-1 : 0] spec_dest_port_all,nonspec_dest_port_all;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all,spec_granted_dest_port_all_accepted;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all,spec_granted_dest_port_all_accepted;
|
wire [P-1 : 0] nonspec_inport_granted_all,nonspec_outport_granted_all;
|
wire [P-1 : 0] nonspec_inport_granted_all,nonspec_outport_granted_all;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all_pre;
|
wire [PP_1-1 : 0] spec_granted_dest_port_all_pre;
|
|
|
wire [P_1-1 : 0] nonspec_portsel_granted [P-1 : 0];
|
wire [P_1-1 : 0] nonspec_portsel_granted [P-1 : 0];
|
wire [PP_1-1 : 0] spec_request_acceptable;
|
wire [PP_1-1 : 0] spec_request_acceptable;
|
wire [P_1-1 : 0] spec_request_accepted [P-1 : 0];
|
wire [P_1-1 : 0] spec_request_accepted [P-1 : 0];
|
wire [P-1 : 0] any_spec_request_accepted;
|
wire [P-1 : 0] any_spec_request_accepted;
|
wire [PV-1 : 0] spec_ivc_granted_all_accepted;
|
wire [PV-1 : 0] spec_ivc_granted_all_accepted;
|
wire [P-1 : 0] spec_any_ivc_grant,nonspec_any_ivc_grant;
|
wire [P-1 : 0] spec_any_ivc_grant,nonspec_any_ivc_grant;
|
|
|
|
|
spec_sw_alloc_sub2#(
|
spec_sw_alloc_sub2#(
|
.V(V),
|
.V(V),
|
.P(P),
|
.P(P),
|
.SWA_ARBITER_TYPE(SWA_ARBITER_TYPE),
|
.SWA_ARBITER_TYPE(SWA_ARBITER_TYPE),
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
)
|
)
|
speculative_alloc
|
speculative_alloc
|
(
|
(
|
.valid_speculation (valid_speculation),
|
.valid_speculation (valid_speculation),
|
.ivc_granted_all (spec_ivc_granted_all),
|
.ivc_granted_all (spec_ivc_granted_all),
|
.ivc_request_all (spec_ivc_request_all),
|
.ivc_request_all (spec_ivc_request_all),
|
.assigned_ovc_not_full_all (spec_assigned_ovc_not_full_all),
|
.assigned_ovc_not_full_all (spec_assigned_ovc_not_full_all),
|
.dest_port_all (spec_dest_port_all),
|
.dest_port_all (spec_dest_port_all),
|
.granted_dest_port_all (spec_granted_dest_port_all_pre),
|
.granted_dest_port_all (spec_granted_dest_port_all_pre),
|
.first_arbiter_granted_ivc_all (spec_first_arbiter_granted_ivc_all),
|
.first_arbiter_granted_ivc_all (spec_first_arbiter_granted_ivc_all),
|
.first_arbiter_granted_port_all ( ),
|
.first_arbiter_granted_port_all ( ),
|
.any_ivc_grant (spec_any_ivc_grant),
|
.any_ivc_grant (spec_any_ivc_grant),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.pck_is_single_flit_all(pck_is_single_flit_all),
|
.pck_is_single_flit_all(pck_is_single_flit_all),
|
.granted_dst_is_from_a_single_flit_pck(granted_dst_is_from_a_single_flit_pck),
|
.granted_dst_is_from_a_single_flit_pck(granted_dst_is_from_a_single_flit_pck),
|
.inport_granted_all ( ),
|
.inport_granted_all ( ),
|
.outport_granted_all ( ),
|
.outport_granted_all ( ),
|
.clk (clk),
|
.clk (clk),
|
.reset (reset)
|
.reset (reset)
|
);
|
);
|
|
|
|
|
sw_alloc_sub2#(
|
sw_alloc_sub2#(
|
.V (V),
|
.V (V),
|
.P (P),
|
.P (P),
|
.SWA_ARBITER_TYPE(SWA_ARBITER_TYPE),
|
.SWA_ARBITER_TYPE(SWA_ARBITER_TYPE),
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
.MIN_PCK_SIZE(MIN_PCK_SIZE)
|
)
|
)
|
nonspeculative_alloc
|
nonspeculative_alloc
|
(
|
(
|
|
|
.ivc_granted_all (nonspec_ivc_granted_all),
|
.ivc_granted_all (nonspec_ivc_granted_all),
|
.ivc_request_all (nonspec_ivc_request_all),
|
.ivc_request_all (nonspec_ivc_request_all),
|
.assigned_ovc_not_full_all (nonspec_assigned_ovc_not_full_all),
|
.assigned_ovc_not_full_all (nonspec_assigned_ovc_not_full_all),
|
.dest_port_all (nonspec_dest_port_all),
|
.dest_port_all (nonspec_dest_port_all),
|
.granted_dest_port_all (nonspec_granted_dest_port_all),
|
.granted_dest_port_all (nonspec_granted_dest_port_all),
|
.inport_granted_all (nonspec_inport_granted_all),
|
.inport_granted_all (nonspec_inport_granted_all),
|
.outport_granted_all (nonspec_outport_granted_all),
|
.outport_granted_all (nonspec_outport_granted_all),
|
.first_arbiter_granted_ivc_all (nonspec_first_arbiter_granted_ivc_all),
|
.first_arbiter_granted_ivc_all (nonspec_first_arbiter_granted_ivc_all),
|
.first_arbiter_granted_port_all ( ),
|
.first_arbiter_granted_port_all ( ),
|
.any_ivc_grant (nonspec_any_ivc_grant),
|
.any_ivc_grant (nonspec_any_ivc_grant),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.vc_weight_is_consumed_all(vc_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.iport_weight_is_consumed_all(iport_weight_is_consumed_all),
|
.pck_is_single_flit_all( ),
|
.pck_is_single_flit_all( ),
|
.granted_dst_is_from_a_single_flit_pck( ),
|
.granted_dst_is_from_a_single_flit_pck( ),
|
.clk (clk),
|
.clk (clk),
|
.reset (reset)
|
.reset (reset)
|
);
|
);
|
|
|
assign nonspec_ivc_request_all = ivc_request_all & ovc_is_assigned_all;
|
assign nonspec_ivc_request_all = ivc_request_all & ovc_is_assigned_all;
|
assign spec_ivc_request_all = ivc_request_all & ~ovc_is_assigned_all;
|
assign spec_ivc_request_all = ivc_request_all & ~ovc_is_assigned_all;
|
assign spec_assigned_ovc_not_full_all = {PV{1'b1}};
|
assign spec_assigned_ovc_not_full_all = {PV{1'b1}};
|
assign nonspec_assigned_ovc_not_full_all = assigned_ovc_not_full_all;
|
assign nonspec_assigned_ovc_not_full_all = assigned_ovc_not_full_all;
|
assign spec_dest_port_all = dest_port_all;
|
assign spec_dest_port_all = dest_port_all;
|
assign nonspec_dest_port_all = dest_port_all;
|
assign nonspec_dest_port_all = dest_port_all;
|
|
|
wire [P_1-1 : 0] nonspec_check [P-1:0];
|
wire [P_1-1 : 0] nonspec_check [P-1:0];
|
wire [P_1-1 : 0] spec_check [P-1:0];
|
wire [P_1-1 : 0] spec_check [P-1:0];
|
|
|
genvar i,j;
|
genvar i,j;
|
generate
|
generate
|
for(i=0;i<P; i=i+1) begin :port_lp
|
for(i=0;i<P; i=i+1) begin :port_lp
|
//remove non-spec inport from the nonspec_outport_granted_all
|
//remove non-spec inport from the nonspec_outport_granted_all
|
for(j=0;j<P; j=j+1)begin: port_loop2
|
for(j=0;j<P; j=j+1)begin: port_loop2
|
if(i<j)begin: jj
|
if(i<j)begin: jj
|
assign nonspec_portsel_granted[i][j-1] = nonspec_outport_granted_all[j];
|
assign nonspec_portsel_granted[i][j-1] = nonspec_outport_granted_all[j];
|
end else if(i>j)begin: hh
|
end else if(i>j)begin: hh
|
assign nonspec_portsel_granted[i][j] = nonspec_outport_granted_all [j];
|
assign nonspec_portsel_granted[i][j] = nonspec_outport_granted_all [j];
|
end
|
end
|
//if(i==j) wires are left disconnected
|
//if(i==j) wires are left disconnected
|
end//j
|
end//j
|
// an speculative grant is acceptable if the non-speculative request is not granted for both inport request and outport grant
|
// an speculative grant is acceptable if the non-speculative request is not granted for both inport request and outport grant
|
assign spec_request_acceptable[(i+1)*P_1-1 : i*P_1] = (nonspec_inport_granted_all[i])? {P_1{1'b0}} : ~nonspec_portsel_granted[i];
|
assign spec_request_acceptable[(i+1)*P_1-1 : i*P_1] = (nonspec_inport_granted_all[i])? {P_1{1'b0}} : ~nonspec_portsel_granted[i];
|
assign spec_request_accepted [i]= spec_request_acceptable[(i+1)*P_1-1 : i*P_1] & spec_granted_dest_port_all_pre[(i+1)*P_1-1 : i*P_1];
|
assign spec_request_accepted [i]= spec_request_acceptable[(i+1)*P_1-1 : i*P_1] & spec_granted_dest_port_all_pre[(i+1)*P_1-1 : i*P_1];
|
assign any_spec_request_accepted [i] = |spec_request_accepted [i];
|
assign any_spec_request_accepted [i] = |spec_request_accepted [i];
|
assign spec_ivc_granted_all_accepted[(i+1)*V-1 : i*V] = (any_spec_request_accepted [i] )? spec_ivc_granted_all[(i+1)*V-1 : i*V]: {V{1'b0}};
|
assign spec_ivc_granted_all_accepted[(i+1)*V-1 : i*V] = (any_spec_request_accepted [i] )? spec_ivc_granted_all[(i+1)*V-1 : i*V]: {V{1'b0}};
|
assign spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1]= spec_request_accepted [i];
|
assign spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1]= spec_request_accepted [i];
|
|
|
//synthesis translate_off
|
//synthesis translate_off
|
//synopsys translate_off
|
//synopsys translate_off
|
if(DEBUG_EN)begin :dbg
|
if(DEBUG_EN)begin :dbg
|
assign nonspec_check[i] = nonspec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1];
|
assign nonspec_check[i] = nonspec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1];
|
assign spec_check[i]= spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1];
|
assign spec_check[i]= spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1];
|
always @(posedge clk) begin
|
always @(posedge clk) begin
|
if(nonspec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1] >0 && spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1]>0 ) $display("%t: Error: Both speculative and nonspeculative is granted for one port",$time);
|
if(nonspec_granted_dest_port_all[(i+1)*P_1-1 : i*P_1] >0 && spec_granted_dest_port_all_accepted[(i+1)*P_1-1 : i*P_1]>0 ) $display("%t: Error: Both speculative and nonspeculative is granted for one port",$time);
|
if(nonspec_ivc_granted_all [(i+1)*V-1 : i*V] >0 && spec_ivc_granted_all_accepted[(i+1)*V-1 : i*V]>0 ) $display("%t: Error: Both speculative and nonspeculative is granted for one port",$time);
|
if(nonspec_ivc_granted_all [(i+1)*V-1 : i*V] >0 && spec_ivc_granted_all_accepted[(i+1)*V-1 : i*V]>0 ) $display("%t: Error: Both speculative and nonspeculative is granted for one port",$time);
|
end//always
|
end//always
|
end // DEBUG
|
end // DEBUG
|
//synopsys translate_on
|
//synopsys translate_on
|
//synthesis translate_on
|
//synthesis translate_on
|
|
|
|
|
end//i
|
end//i
|
endgenerate
|
endgenerate
|
|
|
assign spec_any_ivc_grant_valid = any_spec_request_accepted & spec_any_ivc_grant;
|
assign spec_any_ivc_grant_valid = any_spec_request_accepted & spec_any_ivc_grant;
|
assign any_ivc_sw_request_granted_all = nonspec_any_ivc_grant | spec_any_ivc_grant_valid;
|
assign any_ivc_sw_request_granted_all = nonspec_any_ivc_grant | spec_any_ivc_grant_valid;
|
|
|
|
|
|
|
assign granted_dest_port_all = nonspec_granted_dest_port_all | spec_granted_dest_port_all_accepted;
|
assign granted_dest_port_all = nonspec_granted_dest_port_all | spec_granted_dest_port_all_accepted;
|
assign ivc_granted_all = nonspec_ivc_granted_all | spec_ivc_granted_all_accepted;
|
assign ivc_granted_all = nonspec_ivc_granted_all | spec_ivc_granted_all_accepted;
|
assign spec_granted_dest_port_all = spec_granted_dest_port_all_accepted;
|
assign spec_granted_dest_port_all = spec_granted_dest_port_all_accepted;
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|
/*******************************************
|
/*******************************************
|
*
|
*
|
* speculative switch allocator
|
* speculative switch allocator
|
*
|
*
|
*******************************************/
|
*******************************************/
|
|
|
|
|
module sw_alloc_sub2#(
|
module sw_alloc_sub2#(
|
parameter V = 4,
|
parameter V = 4,
|
parameter P = 5,
|
parameter P = 5,
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
|
|
)(
|
)(
|
ivc_granted_all,
|
ivc_granted_all,
|
ivc_request_all,
|
ivc_request_all,
|
assigned_ovc_not_full_all,
|
assigned_ovc_not_full_all,
|
dest_port_all,
|
dest_port_all,
|
granted_dest_port_all,
|
granted_dest_port_all,
|
inport_granted_all,
|
inport_granted_all,
|
outport_granted_all,
|
outport_granted_all,
|
first_arbiter_granted_ivc_all,
|
first_arbiter_granted_ivc_all,
|
first_arbiter_granted_port_all,
|
first_arbiter_granted_port_all,
|
any_ivc_grant,
|
any_ivc_grant,
|
vc_weight_is_consumed_all,
|
vc_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
pck_is_single_flit_all,
|
pck_is_single_flit_all,
|
granted_dst_is_from_a_single_flit_pck,
|
granted_dst_is_from_a_single_flit_pck,
|
clk,
|
clk,
|
reset
|
reset
|
|
|
);
|
);
|
|
|
localparam
|
localparam
|
P_1 = P-1,//assumed that no port request for itself!
|
P_1 = P-1,//assumed that no port request for itself!
|
PV = V * P,
|
PV = V * P,
|
VP_1 = V * P_1,
|
VP_1 = V * P_1,
|
PVP_1 = P * VP_1,
|
PVP_1 = P * VP_1,
|
PP_1 = P_1 * P,
|
PP_1 = P_1 * P,
|
PP = P * P;
|
PP = P * P;
|
|
|
|
|
|
|
output [PV-1 : 0] ivc_granted_all;
|
output [PV-1 : 0] ivc_granted_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [P-1 : 0] inport_granted_all;
|
output [P-1 : 0] inport_granted_all;
|
output [P-1 : 0] outport_granted_all;
|
output [P-1 : 0] outport_granted_all;
|
output [PV-1 : 0] first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] first_arbiter_granted_ivc_all;
|
output [PP_1-1 : 0] first_arbiter_granted_port_all;
|
output [PP_1-1 : 0] first_arbiter_granted_port_all;
|
output [P-1 : 0] any_ivc_grant;
|
output [P-1 : 0] any_ivc_grant;
|
input [PV-1 : 0 ] vc_weight_is_consumed_all;
|
input [PV-1 : 0 ] vc_weight_is_consumed_all;
|
input [PV-1 : 0 ] iport_weight_is_consumed_all;
|
input [PV-1 : 0 ] iport_weight_is_consumed_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
input clk;
|
input clk;
|
input reset;
|
input reset;
|
|
|
//separte input per port
|
//separte input per port
|
wire [V-1 : 0] ivc_granted [P-1 : 0];
|
wire [V-1 : 0] ivc_granted [P-1 : 0];
|
wire [V-1 : 0] ivc_request [P-1 : 0];
|
wire [V-1 : 0] ivc_request [P-1 : 0];
|
wire [V-1 : 0] ivc_not_full [P-1 : 0];
|
wire [V-1 : 0] ivc_not_full [P-1 : 0];
|
wire [VP_1-1 : 0] dest_port_ivc [P-1 : 0];
|
wire [VP_1-1 : 0] dest_port_ivc [P-1 : 0];
|
wire [P_1-1 : 0] granted_dest_port [P-1 : 0];
|
wire [P_1-1 : 0] granted_dest_port [P-1 : 0];
|
|
|
// internal wires
|
// internal wires
|
wire [V-1 : 0] ivc_masked [P-1 : 0];//output of mask and
|
wire [V-1 : 0] ivc_masked [P-1 : 0];//output of mask and
|
wire [V-1 : 0] first_arbiter_grant [P-1 : 0];//output of first arbiter
|
wire [V-1 : 0] first_arbiter_grant [P-1 : 0];//output of first arbiter
|
wire [P_1-1 : 0] dest_port [P-1 : 0];//output of multiplexer
|
wire [P_1-1 : 0] dest_port [P-1 : 0];//output of multiplexer
|
wire [P_1-1 : 0] second_arbiter_request [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_request [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_grant [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_grant [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_weight_consumed [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_weight_consumed [P-1 : 0];
|
wire [V-1 : 0] vc_weight_is_consumed [P-1 : 0];
|
wire [V-1 : 0] vc_weight_is_consumed [P-1 : 0];
|
wire [P-1 : 0] winner_weight_consumed;
|
wire [P-1 : 0] winner_weight_consumed;
|
|
|
wire [P_1-1 : 0] single_flit_granted_dst [P-1 : 0];
|
wire [P_1-1 : 0] single_flit_granted_dst [P-1 : 0];
|
wire [PP-1 : 0] single_flit_granted_dst_all;
|
wire [PP-1 : 0] single_flit_granted_dst_all;
|
wire [V-1 : 0] pck_is_single_flit [P-1 : 0];
|
wire [V-1 : 0] pck_is_single_flit [P-1 : 0];
|
wire [P-1 : 0] single_flit_pck_local_grant;
|
wire [P-1 : 0] single_flit_pck_local_grant;
|
|
|
genvar i,j;
|
genvar i,j;
|
generate
|
generate
|
|
|
for(i=0;i< P;i=i+1) begin :port_loop
|
for(i=0;i< P;i=i+1) begin :port_loop
|
//assign in/out to the port based wires
|
//assign in/out to the port based wires
|
//output
|
//output
|
assign ivc_granted_all [(i+1)*V-1 : i*V] = ivc_granted [i];
|
assign ivc_granted_all [(i+1)*V-1 : i*V] = ivc_granted [i];
|
assign granted_dest_port_all [(i+1)*P_1-1 : i*P_1] = granted_dest_port[i];
|
assign granted_dest_port_all [(i+1)*P_1-1 : i*P_1] = granted_dest_port[i];
|
assign first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V]= first_arbiter_grant[i];
|
assign first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V]= first_arbiter_grant[i];
|
//input
|
//input
|
assign ivc_request[i] = ivc_request_all [(i+1)*V-1 : i*V];
|
assign ivc_request[i] = ivc_request_all [(i+1)*V-1 : i*V];
|
assign ivc_not_full[i] = assigned_ovc_not_full_all[(i+1)*V-1 : i*V];
|
assign ivc_not_full[i] = assigned_ovc_not_full_all[(i+1)*V-1 : i*V];
|
assign dest_port_ivc[i] = dest_port_all [(i+1)*VP_1-1 : i*VP_1];
|
assign dest_port_ivc[i] = dest_port_all [(i+1)*VP_1-1 : i*VP_1];
|
assign vc_weight_is_consumed[i] = vc_weight_is_consumed_all [(i+1)*V-1 : i*V];
|
assign vc_weight_is_consumed[i] = vc_weight_is_consumed_all [(i+1)*V-1 : i*V];
|
|
|
//mask
|
//mask
|
assign ivc_masked[i] = ivc_request[i] & ivc_not_full[i];
|
assign ivc_masked[i] = ivc_request[i] & ivc_not_full[i];
|
|
|
|
|
//first level arbiter
|
//first level arbiter
|
swa_input_port_arbiter #(
|
swa_input_port_arbiter #(
|
.ARBITER_WIDTH(V),
|
.ARBITER_WIDTH(V),
|
.EXT_P_EN(0),
|
.EXT_P_EN(0),
|
.ARBITER_TYPE(SWA_ARBITER_TYPE)
|
.ARBITER_TYPE(SWA_ARBITER_TYPE)
|
)
|
)
|
input_arbiter
|
input_arbiter
|
(
|
(
|
.ext_pr_en_i(1'b1),// not used here anyway
|
.ext_pr_en_i(1'b1),// not used here anyway
|
.request(ivc_masked [i]),
|
.request(ivc_masked [i]),
|
.grant(first_arbiter_grant[i]),
|
.grant(first_arbiter_grant[i]),
|
.any_grant( ),
|
.any_grant( ),
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.vc_weight_is_consumed(vc_weight_is_consumed[i]),
|
.vc_weight_is_consumed(vc_weight_is_consumed[i]),
|
.winner_weight_consumed(winner_weight_consumed[i])
|
.winner_weight_consumed(winner_weight_consumed[i])
|
);
|
);
|
|
|
|
|
//destination port multiplexer
|
//destination port multiplexer
|
one_hot_mux #(
|
one_hot_mux #(
|
.IN_WIDTH (VP_1),
|
.IN_WIDTH (VP_1),
|
.SEL_WIDTH(V)
|
.SEL_WIDTH(V)
|
)
|
)
|
multiplexer
|
multiplexer
|
(
|
(
|
.mux_in(dest_port_ivc [i]),
|
.mux_in(dest_port_ivc [i]),
|
.mux_out(dest_port [i]),
|
.mux_out(dest_port [i]),
|
.sel(first_arbiter_grant [i])
|
.sel(first_arbiter_grant [i])
|
|
|
);
|
);
|
assign first_arbiter_granted_port_all[(i+1)*P_1-1 : i*P_1] = dest_port [i];
|
assign first_arbiter_granted_port_all[(i+1)*P_1-1 : i*P_1] = dest_port [i];
|
if(MIN_PCK_SIZE == 1) begin :single_flit_supported
|
if(MIN_PCK_SIZE == 1) begin :single_flit_supported
|
assign pck_is_single_flit[i] = pck_is_single_flit_all [(i+1)*V-1 : i*V];
|
assign pck_is_single_flit[i] = pck_is_single_flit_all [(i+1)*V-1 : i*V];
|
//single_flit req multiplexer
|
//single_flit req multiplexer
|
one_hot_mux #(
|
one_hot_mux #(
|
.IN_WIDTH (V),
|
.IN_WIDTH (V),
|
.SEL_WIDTH (V)
|
.SEL_WIDTH (V)
|
)
|
)
|
multiplexer2
|
multiplexer2
|
(
|
(
|
.mux_in (pck_is_single_flit [i]),
|
.mux_in (pck_is_single_flit [i]),
|
.mux_out (single_flit_pck_local_grant[i]),
|
.mux_out (single_flit_pck_local_grant[i]),
|
.sel (first_arbiter_grant[i])
|
.sel (first_arbiter_grant[i])
|
|
|
);
|
);
|
|
|
assign single_flit_granted_dst[i] = (single_flit_pck_local_grant[i])? granted_dest_port[i] : {P_1{1'b0}};
|
assign single_flit_granted_dst[i] = (single_flit_pck_local_grant[i])? granted_dest_port[i] : {P_1{1'b0}};
|
|
|
add_sw_loc_one_hot #(
|
add_sw_loc_one_hot #(
|
.P(P),
|
.P(P),
|
.SW_LOC(i)
|
.SW_LOC(i)
|
)
|
)
|
add_sw_loc
|
add_sw_loc
|
(
|
(
|
.destport_in(single_flit_granted_dst[i]),
|
.destport_in(single_flit_granted_dst[i]),
|
.destport_out(single_flit_granted_dst_all[(i+1)*P-1 : i*P])
|
.destport_out(single_flit_granted_dst_all[(i+1)*P-1 : i*P])
|
);
|
);
|
|
|
end else begin : single_flit_notsupported
|
end else begin : single_flit_notsupported
|
assign single_flit_pck_local_grant[i] = 1'b0;
|
assign single_flit_pck_local_grant[i] = 1'b0;
|
assign single_flit_granted_dst[i] = {P_1{1'b0}};
|
assign single_flit_granted_dst[i] = {P_1{1'b0}};
|
assign single_flit_granted_dst_all[(i+1)*P-1 : i*P]={P{1'b0}};
|
assign single_flit_granted_dst_all[(i+1)*P-1 : i*P]={P{1'b0}};
|
end
|
end
|
|
|
|
|
|
|
//second arbiter input/output generate
|
//second arbiter input/output generate
|
for(j=0;j<P; j=j+1)begin: assign_loop
|
for(j=0;j<P; j=j+1)begin: assign_loop
|
if(i<j)begin: jj
|
if(i<j)begin: jj
|
assign second_arbiter_request[i][j-1] = dest_port[j][i];
|
assign second_arbiter_request[i][j-1] = dest_port[j][i];
|
//assign second_arbiter_weight_consumed[i][j-1] = winner_weight_consumed[j];
|
//assign second_arbiter_weight_consumed[i][j-1] = winner_weight_consumed[j];
|
assign second_arbiter_weight_consumed[i][j-1] = iport_weight_is_consumed_all[j];
|
assign second_arbiter_weight_consumed[i][j-1] = iport_weight_is_consumed_all[j];
|
assign granted_dest_port[j][i] = second_arbiter_grant [i][j-1];
|
assign granted_dest_port[j][i] = second_arbiter_grant [i][j-1];
|
end else if(i>j)begin: hh
|
end else if(i>j)begin: hh
|
assign second_arbiter_request[i][j] = dest_port [j][i-1];
|
assign second_arbiter_request[i][j] = dest_port [j][i-1];
|
// assign second_arbiter_weight_consumed[i][j] = winner_weight_consumed[j];
|
// assign second_arbiter_weight_consumed[i][j] = winner_weight_consumed[j];
|
assign second_arbiter_weight_consumed[i][j] = iport_weight_is_consumed_all[j];
|
assign second_arbiter_weight_consumed[i][j] = iport_weight_is_consumed_all[j];
|
assign granted_dest_port[j][i-1] = second_arbiter_grant [i][j];
|
assign granted_dest_port[j][i-1] = second_arbiter_grant [i][j];
|
end
|
end
|
//if(i==j) wires are left disconnected
|
//if(i==j) wires are left disconnected
|
end
|
end
|
|
|
|
|
//second level arbiter
|
//second level arbiter
|
swa_output_port_arbiter #(
|
swa_output_port_arbiter #(
|
.ARBITER_WIDTH(P_1),
|
.ARBITER_WIDTH(P_1),
|
.ARBITER_TYPE(SWA_ARBITER_TYPE) // RRA, WRRA
|
.ARBITER_TYPE(SWA_ARBITER_TYPE) // RRA, WRRA
|
)
|
)
|
output_arbiter
|
output_arbiter
|
(
|
(
|
.weight_consumed(second_arbiter_weight_consumed[i]), // only used for WRRA
|
.weight_consumed(second_arbiter_weight_consumed[i]), // only used for WRRA
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.request(second_arbiter_request [i]),
|
.request(second_arbiter_request [i]),
|
.grant(second_arbiter_grant [i]),
|
.grant(second_arbiter_grant [i]),
|
.any_grant(outport_granted_all [i])
|
.any_grant(outport_granted_all [i])
|
);
|
);
|
|
|
|
|
|
|
//any ivc
|
//any ivc
|
assign any_ivc_grant[i] = | granted_dest_port[i];
|
assign any_ivc_grant[i] = | granted_dest_port[i];
|
|
|
assign ivc_granted[i] = (any_ivc_grant[i]) ? first_arbiter_grant[i] : {V{1'b0}};
|
assign ivc_granted[i] = (any_ivc_grant[i]) ? first_arbiter_grant[i] : {V{1'b0}};
|
|
|
assign inport_granted_all[i] =any_ivc_grant[i];
|
assign inport_granted_all[i] =any_ivc_grant[i];
|
end//for
|
end//for
|
endgenerate
|
endgenerate
|
|
|
custom_or #(
|
custom_or #(
|
.IN_NUM(P),
|
.IN_NUM(P),
|
.OUT_WIDTH(P)
|
.OUT_WIDTH(P)
|
)
|
)
|
or_dst
|
or_dst
|
(
|
(
|
.or_in(single_flit_granted_dst_all),
|
.or_in(single_flit_granted_dst_all),
|
.or_out(granted_dst_is_from_a_single_flit_pck)
|
.or_out(granted_dst_is_from_a_single_flit_pck)
|
);
|
);
|
|
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
module spec_sw_alloc_sub2#(
|
module spec_sw_alloc_sub2#(
|
parameter V = 4,
|
parameter V = 4,
|
parameter P = 5,
|
parameter P = 5,
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter SWA_ARBITER_TYPE="RRA",
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
parameter MIN_PCK_SIZE=2 //minimum packet size in flits. The minimum value is 1.
|
|
|
)(
|
)(
|
valid_speculation,
|
valid_speculation,
|
ivc_granted_all,
|
ivc_granted_all,
|
ivc_request_all,
|
ivc_request_all,
|
assigned_ovc_not_full_all,
|
assigned_ovc_not_full_all,
|
dest_port_all,
|
dest_port_all,
|
granted_dest_port_all,
|
granted_dest_port_all,
|
inport_granted_all,
|
inport_granted_all,
|
outport_granted_all,
|
outport_granted_all,
|
first_arbiter_granted_ivc_all,
|
first_arbiter_granted_ivc_all,
|
first_arbiter_granted_port_all,
|
first_arbiter_granted_port_all,
|
vc_weight_is_consumed_all,
|
vc_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
iport_weight_is_consumed_all,
|
any_ivc_grant,
|
any_ivc_grant,
|
pck_is_single_flit_all,
|
pck_is_single_flit_all,
|
granted_dst_is_from_a_single_flit_pck,
|
granted_dst_is_from_a_single_flit_pck,
|
clk,
|
clk,
|
reset
|
reset
|
|
|
);
|
);
|
|
|
|
|
localparam
|
localparam
|
P_1 = P-1,//assumed that no port request for itself!
|
P_1 = P-1,//assumed that no port request for itself!
|
PV = V * P,
|
PV = V * P,
|
VP_1 = V * P_1,
|
VP_1 = V * P_1,
|
PVP_1 = P * VP_1,
|
PVP_1 = P * VP_1,
|
PP_1 = P_1 * P,
|
PP_1 = P_1 * P,
|
PP = P * P;
|
PP = P * P;
|
|
|
input [PV-1 : 0] valid_speculation;
|
input [PV-1 : 0] valid_speculation;
|
output [PV-1 : 0] ivc_granted_all;
|
output [PV-1 : 0] ivc_granted_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] ivc_request_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PV-1 : 0] assigned_ovc_not_full_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
input [PVP_1-1 : 0] dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [PP_1-1 : 0] granted_dest_port_all;
|
output [P-1 : 0] inport_granted_all;
|
output [P-1 : 0] inport_granted_all;
|
output [P-1 : 0] outport_granted_all;
|
output [P-1 : 0] outport_granted_all;
|
output [PV-1 : 0] first_arbiter_granted_ivc_all;
|
output [PV-1 : 0] first_arbiter_granted_ivc_all;
|
output [PP_1-1 : 0] first_arbiter_granted_port_all;
|
output [PP_1-1 : 0] first_arbiter_granted_port_all;
|
output [P-1 : 0] any_ivc_grant;
|
output [P-1 : 0] any_ivc_grant;
|
input [PV-1 : 0 ] vc_weight_is_consumed_all;
|
input [PV-1 : 0 ] vc_weight_is_consumed_all;
|
input [P-1 : 0 ] iport_weight_is_consumed_all;
|
input [P-1 : 0 ] iport_weight_is_consumed_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
input [PV-1 : 0] pck_is_single_flit_all;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
output [P-1 : 0] granted_dst_is_from_a_single_flit_pck;
|
input clk, reset;
|
input clk, reset;
|
|
|
//separte input per port
|
//separte input per port
|
wire [V-1 : 0] ivc_granted [P-1 : 0];
|
wire [V-1 : 0] ivc_granted [P-1 : 0];
|
wire [V-1 : 0] ivc_request [P-1 : 0];
|
wire [V-1 : 0] ivc_request [P-1 : 0];
|
wire [V-1 : 0] ivc_not_full [P-1 : 0];
|
wire [V-1 : 0] ivc_not_full [P-1 : 0];
|
wire [VP_1-1 : 0] dest_port_ivc [P-1 : 0];
|
wire [VP_1-1 : 0] dest_port_ivc [P-1 : 0];
|
wire [P_1-1 : 0] granted_dest_port [P-1 : 0];
|
wire [P_1-1 : 0] granted_dest_port [P-1 : 0];
|
|
|
// internal wires
|
// internal wires
|
wire [V-1 : 0] ivc_masked [P-1 : 0];//output of mask and
|
wire [V-1 : 0] ivc_masked [P-1 : 0];//output of mask and
|
wire [V-1 : 0] first_arbiter_grant [P-1 : 0];//output of first arbiter
|
wire [V-1 : 0] first_arbiter_grant [P-1 : 0];//output of first arbiter
|
wire [V-1 : 0] first_arbiter_grant_masked [P-1 : 0];//output of first arbiter
|
wire [V-1 : 0] first_arbiter_grant_masked [P-1 : 0];//output of first arbiter
|
wire [P_1-1 : 0] dest_port [P-1 : 0];//output of multiplexer
|
wire [P_1-1 : 0] dest_port [P-1 : 0];//output of multiplexer
|
wire [P_1-1 : 0] second_arbiter_request [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_request [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_grant [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_grant [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_weight_consumed [P-1 : 0];
|
wire [P_1-1 : 0] second_arbiter_weight_consumed [P-1 : 0];
|
wire [V-1 : 0] vc_weight_is_consumed [P-1 : 0];
|
wire [V-1 : 0] vc_weight_is_consumed [P-1 : 0];
|
wire [P-1 : 0] winner_weight_consumed;
|
wire [P-1 : 0] winner_weight_consumed;
|
|
|
wire [P_1-1 : 0] single_flit_granted_dst [P-1 : 0];
|
wire [P_1-1 : 0] single_flit_granted_dst [P-1 : 0];
|
wire [PP-1 : 0] single_flit_granted_dst_all;
|
wire [PP-1 : 0] single_flit_granted_dst_all;
|
wire [V-1 : 0] pck_is_single_flit [P-1 : 0];
|
wire [V-1 : 0] pck_is_single_flit [P-1 : 0];
|
wire [P-1 : 0] single_flit_pck_local_grant;
|
wire [P-1 : 0] single_flit_pck_local_grant;
|
|
|
genvar i,j;
|
genvar i,j;
|
generate
|
generate
|
|
|
for(i=0;i< P;i=i+1) begin :port_loop
|
for(i=0;i< P;i=i+1) begin :port_loop
|
//assign in/out to the port based wires
|
//assign in/out to the port based wires
|
//output
|
//output
|
assign ivc_granted_all [(i+1)*V-1 : i*V] = ivc_granted [i];
|
assign ivc_granted_all [(i+1)*V-1 : i*V] = ivc_granted [i];
|
assign granted_dest_port_all [(i+1)*P_1-1: i*P_1] = granted_dest_port[i];
|
assign granted_dest_port_all [(i+1)*P_1-1: i*P_1] = granted_dest_port[i];
|
assign first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V] = first_arbiter_grant_masked[i];
|
assign first_arbiter_granted_ivc_all[(i+1)*V-1 : i*V] = first_arbiter_grant_masked[i];
|
//input
|
//input
|
assign ivc_request[i] = ivc_request_all [(i+1)*V-1 : i*V];
|
assign ivc_request[i] = ivc_request_all [(i+1)*V-1 : i*V];
|
assign ivc_not_full[i] = assigned_ovc_not_full_all[(i+1)*V-1 : i*V];
|
assign ivc_not_full[i] = assigned_ovc_not_full_all[(i+1)*V-1 : i*V];
|
assign dest_port_ivc[i] = dest_port_all [(i+1)*VP_1-1 : i*VP_1];
|
assign dest_port_ivc[i] = dest_port_all [(i+1)*VP_1-1 : i*VP_1];
|
assign vc_weight_is_consumed[i] = vc_weight_is_consumed_all [(i+1)*V-1 : i*V];
|
assign vc_weight_is_consumed[i] = vc_weight_is_consumed_all [(i+1)*V-1 : i*V];
|
|
|
//mask
|
//mask
|
assign ivc_masked[i] = ivc_request[i] & ivc_not_full[i];
|
assign ivc_masked[i] = ivc_request[i] & ivc_not_full[i];
|
|
|
|
|
//first level arbiter
|
//first level arbiter
|
swa_input_port_arbiter #(
|
swa_input_port_arbiter #(
|
.ARBITER_WIDTH(V),
|
.ARBITER_WIDTH(V),
|
.EXT_P_EN(0),
|
.EXT_P_EN(0),
|
.ARBITER_TYPE(SWA_ARBITER_TYPE)
|
.ARBITER_TYPE(SWA_ARBITER_TYPE)
|
)
|
)
|
input_arbiter
|
input_arbiter
|
(
|
(
|
.ext_pr_en_i(1'b1),// not used here anyway
|
.ext_pr_en_i(1'b1),// not used here anyway
|
.request(ivc_masked [i]),
|
.request(ivc_masked [i]),
|
.grant(first_arbiter_grant[i]),
|
.grant(first_arbiter_grant[i]),
|
.any_grant( ),
|
.any_grant( ),
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.vc_weight_is_consumed(vc_weight_is_consumed[i]),
|
.vc_weight_is_consumed(vc_weight_is_consumed[i]),
|
.winner_weight_consumed(winner_weight_consumed[i])
|
.winner_weight_consumed(winner_weight_consumed[i])
|
);
|
);
|
|
|
|
|
// mask unvalid speculation
|
// mask unvalid speculation
|
assign first_arbiter_grant_masked[i]= first_arbiter_grant[i] & valid_speculation [(i+1)*V-1 : i*V];
|
assign first_arbiter_grant_masked[i]= first_arbiter_grant[i] & valid_speculation [(i+1)*V-1 : i*V];
|
|
|
if(MIN_PCK_SIZE == 1) begin :single_flit_supported
|
if(MIN_PCK_SIZE == 1) begin :single_flit_supported
|
assign pck_is_single_flit[i] = pck_is_single_flit_all [(i+1)*V-1 : i*V];
|
assign pck_is_single_flit[i] = pck_is_single_flit_all [(i+1)*V-1 : i*V];
|
//single_flit req multiplexer
|
//single_flit req multiplexer
|
one_hot_mux #(
|
one_hot_mux #(
|
.IN_WIDTH (V),
|
.IN_WIDTH (V),
|
.SEL_WIDTH (V)
|
.SEL_WIDTH (V)
|
)
|
)
|
multiplexer2
|
multiplexer2
|
(
|
(
|
.mux_in (pck_is_single_flit [i]),
|
.mux_in (pck_is_single_flit [i]),
|
.mux_out (single_flit_pck_local_grant[i]),
|
.mux_out (single_flit_pck_local_grant[i]),
|
.sel (first_arbiter_grant[i])
|
.sel (first_arbiter_grant[i])
|
|
|
);
|
);
|
|
|
assign single_flit_granted_dst[i] = (single_flit_pck_local_grant[i])? granted_dest_port[i] : {P_1{1'b0}};
|
assign single_flit_granted_dst[i] = (single_flit_pck_local_grant[i])? granted_dest_port[i] : {P_1{1'b0}};
|
|
|
add_sw_loc_one_hot #(
|
add_sw_loc_one_hot #(
|
.P(P),
|
.P(P),
|
.SW_LOC(i)
|
.SW_LOC(i)
|
)
|
)
|
add_sw_loc
|
add_sw_loc
|
(
|
(
|
.destport_in(single_flit_granted_dst[i]),
|
.destport_in(single_flit_granted_dst[i]),
|
.destport_out(single_flit_granted_dst_all[(i+1)*P-1 : i*P])
|
.destport_out(single_flit_granted_dst_all[(i+1)*P-1 : i*P])
|
);
|
);
|
|
|
end else begin : single_flit_notsupported
|
end else begin : single_flit_notsupported
|
assign single_flit_pck_local_grant[i] = 1'b0;
|
assign single_flit_pck_local_grant[i] = 1'b0;
|
assign single_flit_granted_dst[i] = {P_1{1'b0}};
|
assign single_flit_granted_dst[i] = {P_1{1'b0}};
|
assign single_flit_granted_dst_all[(i+1)*P-1 : i*P]={P{1'b0}};
|
assign single_flit_granted_dst_all[(i+1)*P-1 : i*P]={P{1'b0}};
|
end
|
end
|
|
|
|
|
|
|
|
|
|
|
//destination port multiplexer
|
//destination port multiplexer
|
one_hot_mux #(
|
one_hot_mux #(
|
.IN_WIDTH (VP_1),
|
.IN_WIDTH (VP_1),
|
.SEL_WIDTH (V)
|
.SEL_WIDTH (V)
|
)
|
)
|
multiplexer
|
multiplexer
|
(
|
(
|
.mux_in (dest_port_ivc [i]),
|
.mux_in (dest_port_ivc [i]),
|
.mux_out (dest_port [i]),
|
.mux_out (dest_port [i]),
|
.sel (first_arbiter_grant_masked[i])
|
.sel (first_arbiter_grant_masked[i])
|
);
|
);
|
assign first_arbiter_granted_port_all[(i+1)*P_1-1 : i*P_1] = dest_port [i];
|
assign first_arbiter_granted_port_all[(i+1)*P_1-1 : i*P_1] = dest_port [i];
|
|
|
|
|
//second arbiter input/output generate
|
//second arbiter input/output generate
|
for(j=0;j<P; j=j+1)begin: assign_loop
|
for(j=0;j<P; j=j+1)begin: assign_loop
|
if(i<j)begin: jj
|
if(i<j)begin: jj
|
assign second_arbiter_request[i][j-1] = dest_port[j][i];
|
assign second_arbiter_request[i][j-1] = dest_port[j][i];
|
//assign second_arbiter_weight_consumed[i][j-1] =winner_weight_consumed[j] ;
|
//assign second_arbiter_weight_consumed[i][j-1] =winner_weight_consumed[j] ;
|
assign second_arbiter_weight_consumed[i][j-1] = iport_weight_is_consumed_all[j] ;
|
assign second_arbiter_weight_consumed[i][j-1] = iport_weight_is_consumed_all[j] ;
|
assign granted_dest_port[j][i] = second_arbiter_grant [i][j-1] ;
|
assign granted_dest_port[j][i] = second_arbiter_grant [i][j-1] ;
|
end else if(i>j)begin: hh
|
end else if(i>j)begin: hh
|
assign second_arbiter_request[i][j] = dest_port [j][i-1];
|
assign second_arbiter_request[i][j] = dest_port [j][i-1];
|
//assign second_arbiter_weight_consumed[i][j] =winner_weight_consumed[j];
|
//assign second_arbiter_weight_consumed[i][j] =winner_weight_consumed[j];
|
assign second_arbiter_weight_consumed[i][j] =iport_weight_is_consumed_all[j];
|
assign second_arbiter_weight_consumed[i][j] =iport_weight_is_consumed_all[j];
|
assign granted_dest_port[j][i-1] = second_arbiter_grant [i][j] ;
|
assign granted_dest_port[j][i-1] = second_arbiter_grant [i][j] ;
|
end
|
end
|
//if(i==j) wires are left disconnected
|
//if(i==j) wires are left disconnected
|
end
|
end
|
|
|
|
|
|
|
|
|
//second level arbiter
|
//second level arbiter
|
swa_output_port_arbiter #(
|
swa_output_port_arbiter #(
|
.ARBITER_WIDTH(P_1),
|
.ARBITER_WIDTH(P_1),
|
.ARBITER_TYPE(SWA_ARBITER_TYPE) // RRA, WRRA
|
.ARBITER_TYPE(SWA_ARBITER_TYPE) // RRA, WRRA
|
)
|
)
|
output_arbiter
|
output_arbiter
|
(
|
(
|
.weight_consumed(second_arbiter_weight_consumed[i]), // only used for WRRA
|
.weight_consumed(second_arbiter_weight_consumed[i]), // only used for WRRA
|
.clk(clk),
|
.clk(clk),
|
.reset(reset),
|
.reset(reset),
|
.request(second_arbiter_request [i]),
|
.request(second_arbiter_request [i]),
|
.grant(second_arbiter_grant [i]),
|
.grant(second_arbiter_grant [i]),
|
.any_grant(outport_granted_all [i])
|
.any_grant(outport_granted_all [i])
|
);
|
);
|
|
|
|
|
|
|
//any ivc
|
//any ivc
|
assign any_ivc_grant[i] = | granted_dest_port[i];
|
assign any_ivc_grant[i] = | granted_dest_port[i];
|
|
|
assign ivc_granted[i] = (any_ivc_grant[i]) ? first_arbiter_grant_masked[i] : {V{1'b0}};
|
assign ivc_granted[i] = (any_ivc_grant[i]) ? first_arbiter_grant_masked[i] : {V{1'b0}};
|
|
|
assign inport_granted_all[i] =any_ivc_grant[i];
|
assign inport_granted_all[i] =any_ivc_grant[i];
|
end//for
|
end//for
|
endgenerate
|
endgenerate
|
|
|
custom_or #(
|
custom_or #(
|
.IN_NUM(P),
|
.IN_NUM(P),
|
.OUT_WIDTH(P)
|
.OUT_WIDTH(P)
|
)
|
)
|
or_dst
|
or_dst
|
(
|
(
|
.or_in(single_flit_granted_dst_all),
|
.or_in(single_flit_granted_dst_all),
|
.or_out(granted_dst_is_from_a_single_flit_pck)
|
.or_out(granted_dst_is_from_a_single_flit_pck)
|
);
|
);
|
|
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
