OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_topolgy/] [common/] [custom_ni_routing.v] - Diff between revs 48 and 54

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 48 Rev 54
`timescale 1ns / 1ps
`timescale 1ns / 1ps
 
 
module custom_ni_routing  #(
module custom_ni_routing  #(
    parameter TOPOLOGY = "CUSTOM_NAME",
    parameter TOPOLOGY = "CUSTOM_NAME",
    parameter ROUTE_NAME = "CUSTOM_NAME",
    parameter ROUTE_NAME = "CUSTOM_NAME",
    parameter ROUTE_TYPE = "DETERMINISTIC",
    parameter ROUTE_TYPE = "DETERMINISTIC",
    parameter RAw  = 4,
    parameter RAw  = 4,
    parameter EAw  = 4,
    parameter EAw  = 4,
    parameter DSTPw = 4
    parameter DSTPw = 4
)
)
(
(
    dest_e_addr,
    dest_e_addr,
    src_e_addr,
    src_e_addr,
    destport
    destport
);
);
 
 
    input   [EAw-1   :0] dest_e_addr;
    input   [EAw-1   :0] dest_e_addr;
    input   [EAw-1   :0] src_e_addr;
    input   [EAw-1   :0] src_e_addr;
    output  [DSTPw-1 :0] destport;
    output  [DSTPw-1 :0] destport;
 
 
 
 
   generate
   generate
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
        //do not modify this line ===Tcustom1Rcustom===
        //do not modify this line ===Tcustom1Rcustom===
    if(TOPOLOGY == "custom1" && ROUTE_NAME== "custom" ) begin : Tcustom1Rcustom
    if(TOPOLOGY == "custom1" && ROUTE_NAME== "custom" ) begin : Tcustom1Rcustom
 
 
        Tcustom1Rcustom_conventional_routing  #(
        Tcustom1Rcustom_conventional_routing  #(
            .RAw(RAw),
            .RAw(RAw),
            .EAw(EAw),
            .EAw(EAw),
            .DSTPw(DSTPw)
            .DSTPw(DSTPw)
        )
        )
        the_conventional_routing
        the_conventional_routing
        (
        (
            .dest_e_addr(dest_e_addr),
            .dest_e_addr(dest_e_addr),
            .src_e_addr(src_e_addr),
            .src_e_addr(src_e_addr),
            .destport(destport)
            .destport(destport)
        );
        );
 
 
    end
    end
 
 
    endgenerate
    endgenerate
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
endmodule
endmodule
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.