OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_topolgy/] [common/] [custom_noc_top.sv] - Diff between revs 48 and 54

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 48 Rev 54
`timescale 1ns / 1ps
`include "pronoc_def.v"
 
 
module   custom_noc_top
module   custom_noc_top
        import pronoc_pkg::*;
        import pronoc_pkg::*;
        (
        (
    reset,
    reset,
    clk,
    clk,
    chan_in_all,
    chan_in_all,
    chan_out_all
    chan_out_all,
 
    router_event
);
);
        input   clk,reset;
        input   clk,reset;
        //local ports
        //local ports
        input   smartflit_chanel_t chan_in_all  [NE-1 : 0];
        input   smartflit_chanel_t chan_in_all  [NE-1 : 0];
        output  smartflit_chanel_t chan_out_all [NE-1 : 0];
        output  smartflit_chanel_t chan_out_all [NE-1 : 0];
 
 
 
        //Events
 
        output  router_event_t  router_event [NR-1 : 0][MAX_P-1 : 0];
 
 
    generate
    generate
 
 
 
 
 
 
 
 
 
 
 
 
        //do not modify this line ===custom1===
        //do not modify this line ===custom1===
    if(TOPOLOGY == "custom1" ) begin : Tcustom1
    if(TOPOLOGY == "custom1" ) begin : Tcustom1
                custom1_noc_genvar the_noc
                custom1_noc_genvar the_noc
                (
                (
                    .reset(reset),
                    .reset(reset),
                    .clk(clk),
                    .clk(clk),
                    .chan_in_all(chan_in_all),
                    .chan_in_all(chan_in_all),
                    .chan_out_all(chan_out_all)
                    .chan_out_all(chan_out_all),
 
                    .router_event(router_event)
                );
                );
 
 
        end
        end
 
 
    endgenerate
    endgenerate
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
endmodule
endmodule
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.