#!/usr/bin/tclsh
|
#!/usr/bin/tclsh
|
###################################################################
|
|
## Author : Alireza Monemi
|
|
## Email :
|
|
## Description : Compile all verilog files inside the design folder
|
|
## : using modelsim
|
|
###################################################################
|
|
set text "###################################################################"
|
|
set text "## Start Compilation Script "
|
|
set text "###################################################################"
|
|
|
|
###################################################################
|
|
##---- Specify variables
|
|
set text "###################################################################"
|
|
set text "##---- Specify variables"
|
|
|
|
##-- Project path variables
|
|
set path [pwd]/..
|
|
set src_noc_path $path/src_noc
|
|
set src_modelsim_path $path/src_modelsim
|
|
set comp_path $path/../mpsoc_work/modelsim
|
|
set work_path $comp_path/work
|
|
|
|
set file_list [glob -directory $src_noc_path *.v]
|
|
set modelsim_file_list [glob -directory $src_modelsim_path *.v]
|
|
|
|
|
|
##-- change directory
|
|
file mkdir $comp_path
|
|
|
|
cd $comp_path
|
|
exec rm -Rf *
|
|
proc r {} {uplevel #0 source compile.tcl}
|
|
proc rr {} {global last_compile_time
|
|
set last_compile_time 0
|
|
r }
|
|
proc q {} {quit -force }
|
|
|
|
proc sleep {N} {
|
#Get tcl shell path relative to current script
|
after [expr {int($N * 1000)}]
|
set tcl_path [file dirname [info script]]
|
|
if { [info exists $::env(LM_WORK_PLACE)] } {
|
|
puts "You need to define the work dir as LM_WORK_PLACE linux envirement variable \n"
|
|
exit(1)
|
}
|
}
|
|
|
|
if { [info exists $::env(LM_FILE_LIST)] } {
|
#Does this installation support Tk?
|
puts "You need to define the file list path as LM_FILE_LIST linux envirement variable \n"
|
set tk_ok 1
|
exit(1)
|
if [catch {package require Tk}] {set tk_ok 0}
|
|
|
|
###################################################################
|
|
##---- 1. Creating working library
|
|
set text "###################################################################"
|
|
set text "##---- 1. Creating working library"
|
|
|
|
##-- Create work lib
|
|
vlib $work_path
|
|
|
|
##-- Mapping work lib
|
|
vmap work $work_path
|
|
|
|
|
|
|
|
###################################################################
|
|
##---- 3. Compile the Design
|
|
set text "###################################################################"
|
|
set text "##---- 3. Compile the Design"
|
|
|
|
|
|
# Compile out of date files
|
|
set time_now [clock seconds]
|
|
|
|
if {[file isfile start_time.txt] != 0} {
|
|
set fp [open start_time.txt r]
|
|
set line [gets $fp]
|
|
close $fp
|
|
regexp {\d+} $line last_compile_time
|
|
puts "last compiled time is $last_compile_time"
|
|
} else {
|
|
set last_compile_time 0
|
|
}
|
}
|
|
|
set last_compile_time 0
|
|
|
|
foreach f $file_list {
|
|
|
|
if { $last_compile_time < [file mtime $f] } {
|
|
vlog -work $work_path +incdir+$src_noc_path $f
|
|
set last_compile_time 0
|
|
} else {
|
|
puts "$f is uptodate"
|
|
}
|
|
}
|
|
|
|
foreach f $modelsim_file_list {
|
set rtl_work $::env(LM_WORK_PLACE)/rtl_work
|
|
|
if { $last_compile_time < [file mtime $f] } {
|
|
vlog -work $work_path +incdir+$src_modelsim_path $f
|
|
set last_compile_time 0
|
|
} else {
|
|
puts "$f is uptodate"
|
|
}
|
|
}
|
|
|
|
set last_compile_time $time_now
|
|
|
|
|
|
|
|
set text "###################################################################"
|
|
set text "## END OF COMPILATION"
|
|
set text "###################################################################"
|
|
|
|
|
transcript on
|
|
if {[file exists $rtl_work]} {
|
|
vdel -lib $rtl_work -all
|
|
}
|
|
vlib $rtl_work
|
|
vmap work $rtl_work
|
|
|
#vsim -t ps work.testbench_router
|
|
vsim -t ps work.testbench_modelsim
|
|
|
|
run 100 ms
|
|
|
|
#save last compile time
|
|
|
|
set fp [open start_time.txt w]
|
|
puts $fp "Start time was [clock seconds]"
|
|
close $fp
|
|
|
|
#q
|
|
|
|
|
vlog +acc=rn -F $::env(LM_FILE_LIST)
|
|
|
#####################################################################################
|
vsim -t 1ps -L $rtl_work -L work -voptargs="+acc" pck_injector_test
|
|
|
|
add wave *
|
|
view structure
|
|
view signals
|
|
run -all
|
|
|
No newline at end of file
|
No newline at end of file
|
